{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,11,1]],"date-time":"2025-11-01T06:12:12Z","timestamp":1761977532512,"version":"build-2065373602"},"reference-count":18,"publisher":"IEEE","license":[{"start":{"date-parts":[[2025,8,25]],"date-time":"2025-08-25T00:00:00Z","timestamp":1756080000000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2025,8,25]],"date-time":"2025-08-25T00:00:00Z","timestamp":1756080000000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"funder":[{"DOI":"10.13039\/501100002322","name":"Coordena\u00e7\u00e3o de Aperfei\u00e7oamento de Pessoal de N\u00edvel Superior","doi-asserted-by":"publisher","id":[{"id":"10.13039\/501100002322","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2025,8,25]]},"DOI":"10.1109\/sbcci66862.2025.11218658","type":"proceedings-article","created":{"date-parts":[[2025,10,31]],"date-time":"2025-10-31T17:10:05Z","timestamp":1761930605000},"page":"1-5","source":"Crossref","is-referenced-by-count":0,"title":["Efficient Hardware Design for Compressed Blocks SAD Calculation in VVC Motion Estimation"],"prefix":"10.1109","author":[{"given":"V\u00edtor","family":"Costa","sequence":"first","affiliation":[{"name":"Federal University of Pelotas (UFPel),Video Technology Research Group (ViTech) - Graduate Program in Computing (PPGC),Pelotas,Brazil"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Murilo","family":"Perleberg","sequence":"additional","affiliation":[{"name":"Federal University of Pelotas (UFPel),Video Technology Research Group (ViTech) - Graduate Program in Computing (PPGC),Pelotas,Brazil"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Luciano","family":"Agostini","sequence":"additional","affiliation":[{"name":"Federal University of Pelotas (UFPel),Video Technology Research Group (ViTech) - Graduate Program in Computing (PPGC),Pelotas,Brazil"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Marcelo","family":"Porto","sequence":"additional","affiliation":[{"name":"Federal University of Pelotas (UFPel),Video Technology Research Group (ViTech) - Graduate Program in Computing (PPGC),Pelotas,Brazil"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"volume-title":"H.266: Versatile Video Coding","year":"2020","key":"ref1"},{"volume-title":"H.265: High Efficiency Video Coding","year":"2013","key":"ref2"},{"key":"ref3","article-title":"Fraunhofer hhi is proud to present the new state-of-the-art in global video coding: H.266\/vvc brings video transmission to new speeds","volume-title":"Tech. Rep.","author":"M\u00fcller","year":"2020"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/ICIP40778.2020.9190983"},{"key":"ref5","article-title":"Its benefits, supported devices, and how bitmovin is implementing it","volume-title":"Tech. Rep.","author":"Rocard","year":"2023"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/TCSVT.2017.2702194"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/TCE.2024.3399123"},{"volume-title":"Versatile Video Coding Test Model (VTM)","year":"2024","key":"ref8"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.29292\/jics.v20i1.964"},{"key":"ref10","article-title":"Common test conditions for hm video coding experiments","author":"Sharman","year":"2018","journal-title":"JCTVC-AF1100"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/TCSVT.2024.3487224"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/MDAT.2025.3551896"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/SBCCI60457.2023.10261659"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/LASCAS56464.2023.10108393"},{"volume-title":"Cadence RTL Compiler","year":"2016","key":"ref15"},{"volume-title":"TSMC 40nm Technology","year":"2008","key":"ref16"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/LASCAS.2019.8667554"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/ICECS202256217.2022.9971128"}],"event":{"name":"2025 38th SBC\/SBMicro\/IEEE Symposium on Integrated Circuits and Systems Design (SBCCI)","start":{"date-parts":[[2025,8,25]]},"location":"Manaus, Brazil","end":{"date-parts":[[2025,9,1]]}},"container-title":["2025 38th SBC\/SBMicro\/IEEE Symposium on Integrated Circuits and Systems Design (SBCCI)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx8\/11218269\/11218272\/11218658.pdf?arnumber=11218658","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,11,1]],"date-time":"2025-11-01T06:08:12Z","timestamp":1761977292000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/11218658\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2025,8,25]]},"references-count":18,"URL":"https:\/\/doi.org\/10.1109\/sbcci66862.2025.11218658","relation":{},"subject":[],"published":{"date-parts":[[2025,8,25]]}}}