{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,11,1]],"date-time":"2025-11-01T06:27:23Z","timestamp":1761978443906,"version":"build-2065373602"},"reference-count":14,"publisher":"IEEE","license":[{"start":{"date-parts":[[2025,8,25]],"date-time":"2025-08-25T00:00:00Z","timestamp":1756080000000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2025,8,25]],"date-time":"2025-08-25T00:00:00Z","timestamp":1756080000000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"funder":[{"DOI":"10.13039\/501100002322","name":"Coordena\u00e7\u00e3o de Aperfei\u00e7oamento de Pessoal de N\u00edvel Superior","doi-asserted-by":"publisher","id":[{"id":"10.13039\/501100002322","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2025,8,25]]},"DOI":"10.1109\/sbcci66862.2025.11218660","type":"proceedings-article","created":{"date-parts":[[2025,10,31]],"date-time":"2025-10-31T17:10:05Z","timestamp":1761930605000},"page":"1-5","source":"Crossref","is-referenced-by-count":0,"title":["HARA: Hardware-Aware Resource Allocation for FPGA-Based Neural Network Acceleration"],"prefix":"10.1109","author":[{"given":"Arthur F.","family":"Ely","sequence":"first","affiliation":[{"name":"Federal University of Rio Grande do Sul (UFRGS) – Institute of Informatics – PGCC – PGMICRO,Porto Alegre,Brazil"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Ian","family":"Kersz","sequence":"additional","affiliation":[{"name":"Federal University of Rio Grande do Sul (UFRGS) – Institute of Informatics – PGCC – PGMICRO,Porto Alegre,Brazil"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Michael G.","family":"Jordan","sequence":"additional","affiliation":[{"name":"Federal University of Rio Grande do Sul (UFRGS) – Institute of Informatics – PGCC – PGMICRO,Porto Alegre,Brazil"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Jose Rodrigo","family":"Azambuja","sequence":"additional","affiliation":[{"name":"Federal University of Rio Grande do Sul (UFRGS) – Institute of Informatics – PGCC – PGMICRO,Porto Alegre,Brazil"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Antonio Carlos S.","family":"Beck","sequence":"additional","affiliation":[{"name":"Federal University of Rio Grande do Sul (UFRGS) – Institute of Informatics – PGCC – PGMICRO,Porto Alegre,Brazil"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Fernanda Lima","family":"Kastensmidt","sequence":"additional","affiliation":[{"name":"Federal University of Rio Grande do Sul (UFRGS) – Institute of Informatics – PGCC – PGMICRO,Porto Alegre,Brazil"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/ICDCS54290.2022.9780689"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/LASCAS64004.2025.10966268"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1145\/3020078.3021744"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/ISVLSI59464.2023.10238644"},{"key":"ref5","article-title":"f-cnnx: A toolflow for mapping multi-cnn applications on fpgas","author":"Venieris","year":"2018","journal-title":"IEEE Transactions on Pattern Analysis and Machine Intelligence"},{"key":"ref6","article-title":"Systimator: A design space exploration methodology for systolic array based cnns acceleration on the fpga-based edge nodes","author":"Ahmad","year":"2019","journal-title":"IEEE Transactions on Parallel and Distributed Systems"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1145\/2967413.2967430"},{"key":"ref8","article-title":"Autodse: Automated design space exploration for hls-based cnn accelerators","author":"Johnson","year":"2021","journal-title":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems"},{"key":"ref9","article-title":"Hls4ml: Bridging the gap between machine learning and fpga accelerators","author":"Voigt","year":"2022","journal-title":"Journal of Machine Learning for Decisions and Control"},{"volume-title":"Open neural network exchange","year":"2024","key":"ref10"},{"key":"ref11","first-page":"8026","volume-title":"PyTorch: an imperative style, high-performance deep learning library","author":"Paszke","year":"2019"},{"volume-title":"Xilinx\/Brevitas","year":"2024","author":"Pappalardo","key":"ref12"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/SBCCI62366.2024.10703997"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1145\/2820783.2820816"}],"event":{"name":"2025 38th SBC\/SBMicro\/IEEE Symposium on Integrated Circuits and Systems Design (SBCCI)","start":{"date-parts":[[2025,8,25]]},"location":"Manaus, Brazil","end":{"date-parts":[[2025,9,1]]}},"container-title":["2025 38th SBC\/SBMicro\/IEEE Symposium on Integrated Circuits and Systems Design (SBCCI)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx8\/11218269\/11218272\/11218660.pdf?arnumber=11218660","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,11,1]],"date-time":"2025-11-01T06:24:01Z","timestamp":1761978241000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/11218660\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2025,8,25]]},"references-count":14,"URL":"https:\/\/doi.org\/10.1109\/sbcci66862.2025.11218660","relation":{},"subject":[],"published":{"date-parts":[[2025,8,25]]}}}