{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,4,18]],"date-time":"2026-04-18T16:40:15Z","timestamp":1776530415865,"version":"3.51.2"},"reference-count":18,"publisher":"IEEE","license":[{"start":{"date-parts":[[2025,8,25]],"date-time":"2025-08-25T00:00:00Z","timestamp":1756080000000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2025,8,25]],"date-time":"2025-08-25T00:00:00Z","timestamp":1756080000000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2025,8,25]]},"DOI":"10.1109\/sbcci66862.2025.11218667","type":"proceedings-article","created":{"date-parts":[[2025,10,31]],"date-time":"2025-10-31T17:10:05Z","timestamp":1761930605000},"page":"1-5","source":"Crossref","is-referenced-by-count":1,"title":["Impact of Circuit-Level Radiation-Hardening Techniques in Adders on a RISC-V Design"],"prefix":"10.1109","author":[{"given":"Marina Longo","family":"Dias","sequence":"first","affiliation":[{"name":"Universidade Federal do Rio Grande do Sul,PGMICRO,Brazil"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Paulo F.","family":"Butzen","sequence":"additional","affiliation":[{"name":"Universidade Federal do Rio Grande do Sul,PGMICRO,Brazil"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Ricardo","family":"Reis","sequence":"additional","affiliation":[{"name":"Universidade Federal do Rio Grande do Sul,PGMICRO,Brazil"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Cristina","family":"Meinhardt","sequence":"additional","affiliation":[{"name":"Universidade Federal de Santa Catarina,Department of Informatics and Statistics,Brazil"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/6.591665"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/TDMR.2005.853449"},{"key":"ref3","volume-title":"Ser-history, trends and challenges: A guide for designing with memory ics","author":"Ziegler","year":"2004"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-030-68368-9"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1142\/s0218126622400096"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/LASCAS.2019.8667575"},{"issue":"4","key":"ref7","doi-asserted-by":"crossref","first-page":"738","DOI":"10.1016\/j.microrel.2013.12.018","article-title":"Set and noise fault tolerant circuit design techniques: Application to 7 nm finfet","volume":"54","author":"Calomarde","year":"2014","journal-title":"Microelectronics Reliability"},{"key":"ref8","volume-title":"Omitted to allow double review"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/tdmr.2005.855790"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1007\/978-1-4020-5646-8"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/MWSCAS.2013.6674775"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1049\/ip-g-1.1984.0037"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/INDCON.2009.5409457"},{"key":"ref14","doi-asserted-by":"crossref","first-page":"105","DOI":"10.1016\/j.mejo.2016.04.006","article-title":"Asap.7: A 7-nm finfet predictive process design kit","volume":"53","author":"Clark","year":"2016","journal-title":"Microelectronics Journal"},{"key":"ref15","volume-title":"Puc-rs5: A risc-v processor core for embedded uses","author":"Nunes","year":"2022"},{"key":"ref16","volume-title":"Digital integrated circuits: a design perspective","author":"Rabaey","year":"2003"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/SISPAD.2009.5290239"},{"key":"ref18","first-page":"118","article-title":"Comprehensive analysis of variability sources of finfet characteristics","volume-title":"2009 Symposium on VLSI Technology","author":"Matsukawa"}],"event":{"name":"2025 38th SBC\/SBMicro\/IEEE Symposium on Integrated Circuits and Systems Design (SBCCI)","location":"Manaus, Brazil","start":{"date-parts":[[2025,8,25]]},"end":{"date-parts":[[2025,9,1]]}},"container-title":["2025 38th SBC\/SBMicro\/IEEE Symposium on Integrated Circuits and Systems Design (SBCCI)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx8\/11218269\/11218272\/11218667.pdf?arnumber=11218667","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,11,1]],"date-time":"2025-11-01T06:11:12Z","timestamp":1761977472000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/11218667\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2025,8,25]]},"references-count":18,"URL":"https:\/\/doi.org\/10.1109\/sbcci66862.2025.11218667","relation":{},"subject":[],"published":{"date-parts":[[2025,8,25]]}}}