{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,3,7]],"date-time":"2026-03-07T00:28:40Z","timestamp":1772843320047,"version":"3.50.1"},"reference-count":18,"publisher":"IEEE","license":[{"start":{"date-parts":[[2025,8,25]],"date-time":"2025-08-25T00:00:00Z","timestamp":1756080000000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2025,8,25]],"date-time":"2025-08-25T00:00:00Z","timestamp":1756080000000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2025,8,25]]},"DOI":"10.1109\/sbcci66862.2025.11218676","type":"proceedings-article","created":{"date-parts":[[2025,10,31]],"date-time":"2025-10-31T17:10:05Z","timestamp":1761930605000},"page":"1-5","source":"Crossref","is-referenced-by-count":1,"title":["Uncorrelated Pseudo-Random Generator for FPGA"],"prefix":"10.1109","author":[{"given":"Thiago C. A.","family":"Paschoalin","sequence":"first","affiliation":[{"name":"Fed. Cent. for Technol. Educ. of Minas Gerais,Dept. Electroeletronic,Leopoldina,Brazil"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Ualison R. F.","family":"Dias","sequence":"additional","affiliation":[{"name":"Federal University of Juiz de Fora,Elect. Eng. Postgraduate Program,Juiz de Fora,Brazil"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Melissa S.","family":"Aguiar","sequence":"additional","affiliation":[{"name":"Federal University of Juiz de Fora,Elect. Eng. Postgraduate Program,Juiz de Fora,Brazil"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Dabson F. Dos","family":"Santos","sequence":"additional","affiliation":[{"name":"Federal University of Juiz de Fora,Elect. Eng. Postgraduate Program,Juiz de Fora,Brazil"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Tiago M.","family":"Quirino","sequence":"additional","affiliation":[{"name":"Rio de Janeiro State University,Dept. Elect. Eng,Rio de Janeiro,Brazil"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Luciano M.","family":"De Andrade Filho","sequence":"additional","affiliation":[{"name":"Federal University of Juiz de Fora,Dept. Elect. Eng,Juiz de Fora,Brazil"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/49.192730"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1049\/el.2019.0485"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.3390\/s22197214"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.3390\/electronics14030493"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2013.2262103"},{"key":"ref6","volume-title":"The Art of Computer Programming","volume":"2","author":"Knuth","year":"1998"},{"key":"ref7","article-title":"Design of Random Number Generation Using 256 Bit LFSR in FPGA","volume":"9","author":"Madhupavani","journal-title":"International Journal of Advanced Technology and Innovative Research"},{"issue":"4","key":"ref8","first-page":"485","article-title":"FPGA based pseudo random sequence generator using XOR\/XNOR for communication cryptography and VLSI testing applications","volume":"8","author":"Krishna","year":"2019","journal-title":"International Journal of Innovative Technology and Exploring Engineering"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/ICSSIT48917.2020.9214240"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/ICDCECE53908.2022.9793134"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/GCAT55367.2022.9972170"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/INDICON47234.2019.9029049"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/icseng.2011.99"},{"key":"ref14","article-title":"Quantum algorithms for fast correlation attacks on 1fsr-based stream ciphers","volume-title":"International Conference on the Theory and Application of Cryptology and Information Security"},{"key":"ref15","volume-title":"Arithmetic operations in finite fields using multiplevalued logic","author":"Abu-Khader","year":"2005"},{"key":"ref16","year":"2022","journal-title":"NR; Multiplexing and channel coding (Release 17)"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1145\/1655048.1655057"},{"key":"ref18","year":"2023","journal-title":"Module-Lattice-Based Key-Encapsulation Mechanism Standard"}],"event":{"name":"2025 38th SBC\/SBMicro\/IEEE Symposium on Integrated Circuits and Systems Design (SBCCI)","location":"Manaus, Brazil","start":{"date-parts":[[2025,8,25]]},"end":{"date-parts":[[2025,9,1]]}},"container-title":["2025 38th SBC\/SBMicro\/IEEE Symposium on Integrated Circuits and Systems Design (SBCCI)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx8\/11218269\/11218272\/11218676.pdf?arnumber=11218676","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,11,1]],"date-time":"2025-11-01T06:10:05Z","timestamp":1761977405000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/11218676\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2025,8,25]]},"references-count":18,"URL":"https:\/\/doi.org\/10.1109\/sbcci66862.2025.11218676","relation":{},"subject":[],"published":{"date-parts":[[2025,8,25]]}}}