{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,10,30]],"date-time":"2024-10-30T13:20:37Z","timestamp":1730294437797,"version":"3.28.0"},"reference-count":30,"publisher":"IEEE","license":[{"start":{"date-parts":[[2019,11,1]],"date-time":"2019-11-01T00:00:00Z","timestamp":1572566400000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[2019,11,1]],"date-time":"2019-11-01T00:00:00Z","timestamp":1572566400000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2019,11,1]],"date-time":"2019-11-01T00:00:00Z","timestamp":1572566400000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2019,11]]},"DOI":"10.1109\/sbesc49506.2019.9046083","type":"proceedings-article","created":{"date-parts":[[2020,3,27]],"date-time":"2020-03-27T11:18:55Z","timestamp":1585307935000},"page":"1-8","source":"Crossref","is-referenced-by-count":4,"title":["Generating Optimized Multicore Accelerator Architectures"],"prefix":"10.1109","author":[{"given":"Alba S. B.","family":"Lopes","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Marcelo","family":"Brandalero","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Antonio C. S.","family":"Beck","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Monica Magalhaes","family":"Pereira","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref30","doi-asserted-by":"publisher","DOI":"10.1109\/WWC.2001.990739"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1049\/cje.2017.06.010"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2007.915439"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1145\/2024716.2024718"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1145\/1669112.1669172"},{"journal-title":"Rtl synthesys","year":"0","key":"ref14"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2013.2280295"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/SAMOS.2012.6404162"},{"key":"ref17","doi-asserted-by":"crossref","DOI":"10.5120\/21034-3106","article-title":"Big. little architecture: Heterogeneous multicore processing","volume":"119","author":"kamdar","year":"2015","journal-title":"International Journal of Computer Applications"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1016\/j.apm.2013.12.009"},{"key":"ref19","article-title":"Exploration of performance and energy trade-offs for heterogeneous multicore architectures","volume":"abs 1902 2343","author":"butko","year":"2019","journal-title":"CoRR"},{"key":"ref28","doi-asserted-by":"publisher","DOI":"10.1145\/370155.370535"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1145\/3229631.3229639"},{"key":"ref27","doi-asserted-by":"publisher","DOI":"10.23919\/DATE.2017.7927223"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/ISPASS.2015.7095808"},{"journal-title":"Tegra Mobile Processors","year":"0","key":"ref6"},{"key":"ref29","first-page":"7","article-title":"Microarchitectural simulation of embedded core heterogeneity with gem5 and mcpat","author":"endo","year":"2015","journal-title":"Proceedings of the 2015 Workshop on Rapid Simulation and Performance Evaluation Methods and Tools"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1145\/2400682.2400691"},{"journal-title":"Technologies - dynamiq","year":"0","key":"ref8"},{"journal-title":"The samsung reference platform","year":"0","key":"ref7"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1145\/2593069.2596667"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1007\/3-540-46117-5_19"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/MCSoC.2016.20"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1016\/j.vlsi.2017.02.007"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.3850\/9783981537079_0775"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1007\/s10617-015-9160-2"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1109\/ReCoSoC.2013.6581549"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2010.15"},{"key":"ref26","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2010.5456939"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.1109\/ASAP.2014.6868647"}],"event":{"name":"2019 IX Brazilian Symposium on Computing Systems Engineering (SBESC)","start":{"date-parts":[[2019,11,19]]},"location":"Natal, Brazil","end":{"date-parts":[[2019,11,22]]}},"container-title":["2019 IX Brazilian Symposium on Computing Systems Engineering (SBESC)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/9038139\/9046045\/09046083.pdf?arnumber=9046083","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,7,17]],"date-time":"2022-07-17T21:53:06Z","timestamp":1658094786000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/9046083\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2019,11]]},"references-count":30,"URL":"https:\/\/doi.org\/10.1109\/sbesc49506.2019.9046083","relation":{},"subject":[],"published":{"date-parts":[[2019,11]]}}}