{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,10,30]],"date-time":"2024-10-30T13:20:45Z","timestamp":1730294445370,"version":"3.28.0"},"reference-count":19,"publisher":"IEEE","license":[{"start":{"date-parts":[[2020,11,24]],"date-time":"2020-11-24T00:00:00Z","timestamp":1606176000000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[2020,11,24]],"date-time":"2020-11-24T00:00:00Z","timestamp":1606176000000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2020,11,24]],"date-time":"2020-11-24T00:00:00Z","timestamp":1606176000000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2020,11,24]]},"DOI":"10.1109\/sbesc51047.2020.9277841","type":"proceedings-article","created":{"date-parts":[[2020,12,9]],"date-time":"2020-12-09T05:34:46Z","timestamp":1607492086000},"page":"1-8","source":"Crossref","is-referenced-by-count":0,"title":["A Comprehensive Performance Evaluation to GPGPU Applications under STT- RAM based Hybrid Cache Architectures"],"prefix":"10.1109","author":[{"given":"Jingjing","family":"Fu","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Yu","family":"Liu","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/BMAS.2006.283467"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/ISCAS.2013.6572078"},{"key":"ref12","article-title":"Technology comparison for large last-level caches (13cs): Low-leakage sram, low write-energy stt-ram, and refresh-optimized edram","author":"chang","year":"2013","journal-title":"The 19th IEEE International Symposium on High-Performance Computer Architecture"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2016.7783731"},{"key":"ref14","article-title":"A large-scale study of soft-errors on gpus in the field","author":"nie","year":"2016","journal-title":"IEEE International Symposium on High-Performance Computer Architecture"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/VLSID.2017.14"},{"key":"ref16","article-title":"soft-err_or reliability and power co-optimization for gpgpus register file using resistive memory","author":"tan","year":"2015","journal-title":"2015 Design Automation Test in Europe Conference Exhibition (DATE)"},{"key":"ref17","article-title":"Gpgpu-sim 3.x: A performance simulator for many-core accelerator research","author":"aamodt","year":"2012","journal-title":"The 39th IEEE International Symposium on Computer Architecture"},{"key":"ref18","article-title":"Nvsim: A circuit-level performance, energy, and area model for emerging nonvolatile memory","volume":"31","author":"dong","year":"2012","journal-title":"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1109\/IISWC.2009.5306797"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.13182\/NT16-97"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/TNS.2017.2687881"},{"key":"ref6","article-title":"A realistic evaluation of memory hardware errors and software system susceptibility","author":"li","year":"2010","journal-title":"The 2010 USENIX Conference on USENIX Annual Technical Conference"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.13182\/NT15-159"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1016\/j.suscom.2013.11.001"},{"key":"ref7","article-title":"Nvidia tesla v100 gpu accelerator datasheet","author":"inc","year":"2018","journal-title":"Nvidia"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/ISPASS.2014.6844486"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1145\/2967979"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1145\/2491679"}],"event":{"name":"2020 X Brazilian Symposium on Computing Systems Engineering (SBESC)","start":{"date-parts":[[2020,11,24]]},"location":"Florianopolis, Brazil","end":{"date-parts":[[2020,11,27]]}},"container-title":["2020 X Brazilian Symposium on Computing Systems Engineering (SBESC)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/9277834\/9277835\/09277841.pdf?arnumber=9277841","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,6,28]],"date-time":"2022-06-28T21:57:52Z","timestamp":1656453472000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/9277841\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2020,11,24]]},"references-count":19,"URL":"https:\/\/doi.org\/10.1109\/sbesc51047.2020.9277841","relation":{},"subject":[],"published":{"date-parts":[[2020,11,24]]}}}