{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,2,21]],"date-time":"2025-02-21T01:03:12Z","timestamp":1740099792441,"version":"3.37.3"},"reference-count":27,"publisher":"IEEE","license":[{"start":{"date-parts":[[2020,11,24]],"date-time":"2020-11-24T00:00:00Z","timestamp":1606176000000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[2020,11,24]],"date-time":"2020-11-24T00:00:00Z","timestamp":1606176000000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2020,11,24]],"date-time":"2020-11-24T00:00:00Z","timestamp":1606176000000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"funder":[{"DOI":"10.13039\/501100002322","name":"CAPES","doi-asserted-by":"publisher","id":[{"id":"10.13039\/501100002322","id-type":"DOI","asserted-by":"publisher"}]},{"DOI":"10.13039\/501100003593","name":"CNPq","doi-asserted-by":"publisher","id":[{"id":"10.13039\/501100003593","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2020,11,24]]},"DOI":"10.1109\/sbesc51047.2020.9277867","type":"proceedings-article","created":{"date-parts":[[2020,12,9]],"date-time":"2020-12-09T05:34:46Z","timestamp":1607492086000},"page":"1-8","source":"Crossref","is-referenced-by-count":2,"title":["A manycore vision processor architecture for embedded applications"],"prefix":"10.1109","author":[{"given":"Bruno Almeida","family":"da Silva","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Arthur Mendes","family":"Lima","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Jones","family":"Yudi","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1186\/1687-3963-2007-097929"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1007\/s11554-011-0215-8"},{"key":"ref12","article-title":"Implementing image processing algorithms for the epiphany many-core coprocessor with threaded mpi","author":"ross","year":"2015","journal-title":"2015 IEEE High Performance Extreme Computing Conference"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/JSEN.2017.2671457"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/ReConFig.2014.7032547"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/ROBIO.2013.6739792"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/SOCC46988.2019.1570556376"},{"journal-title":"Xilinx UG901 Vivado Design Suite User Guide - Synthesis","year":"2020","key":"ref17"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1007\/978-1-4471-6684-9"},{"key":"ref19","first-page":"147","article-title":"A combined corner and edge detector","author":"harris","year":"1988","journal-title":"Proc of Fourth Alvey Vision Conference"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/SBCCI.2012.6344453"},{"key":"ref27","doi-asserted-by":"publisher","DOI":"10.1007\/s11265-019-01462-9"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2016.2613094"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1007\/s11265-018-1422-3"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1145\/3173548"},{"key":"ref8","article-title":"Real time image processing system using packet based on chip communication","author":"joshi","year":"2007","journal-title":"The National Conference on Communications"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/ICCCNT45670.2019.8944687"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1016\/j.micpro.2017.05.013"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/MWSCAS.2007.4488781"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/83.336244"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2013.130"},{"key":"ref22","article-title":"Accuracy and performance analysis of harris corner computation on tightly-coupled processor arrays","author":"sousa","year":"2013","journal-title":"2013 Conference on Design and Architectures for Signal and Image Processing"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1109\/FPL.2014.6927402"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-642-21878-1_17"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1109\/RCAR.2017.8311884"},{"key":"ref26","doi-asserted-by":"publisher","DOI":"10.1016\/j.micpro.2019.102882"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.1109\/INTERCON.2018.8526418"}],"event":{"name":"2020 X Brazilian Symposium on Computing Systems Engineering (SBESC)","start":{"date-parts":[[2020,11,24]]},"location":"Florianopolis, Brazil","end":{"date-parts":[[2020,11,27]]}},"container-title":["2020 X Brazilian Symposium on Computing Systems Engineering (SBESC)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/9277834\/9277835\/09277867.pdf?arnumber=9277867","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,6,28]],"date-time":"2022-06-28T21:57:51Z","timestamp":1656453471000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/9277867\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2020,11,24]]},"references-count":27,"URL":"https:\/\/doi.org\/10.1109\/sbesc51047.2020.9277867","relation":{},"subject":[],"published":{"date-parts":[[2020,11,24]]}}}