{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,2,21]],"date-time":"2025-02-21T01:26:35Z","timestamp":1740101195545,"version":"3.37.3"},"reference-count":32,"publisher":"IEEE","license":[{"start":{"date-parts":[[2022,11,21]],"date-time":"2022-11-21T00:00:00Z","timestamp":1668988800000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2022,11,21]],"date-time":"2022-11-21T00:00:00Z","timestamp":1668988800000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"funder":[{"DOI":"10.13039\/501100013275","name":"Serrapilheira Institute","doi-asserted-by":"publisher","award":["Serra-1709-16621"],"award-info":[{"award-number":["Serra-1709-16621"]}],"id":[{"id":"10.13039\/501100013275","id-type":"DOI","asserted-by":"publisher"}]},{"DOI":"10.13039\/501100002322","name":"Coordena\u00e7\u00e3o de Aperfei\u00e7oamento de Pessoal de N\u00edvel Superior - Brasil (CAPES)","doi-asserted-by":"publisher","award":["001"],"award-info":[{"award-number":["001"]}],"id":[{"id":"10.13039\/501100002322","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2022,11,21]]},"DOI":"10.1109\/sbesc56799.2022.9964539","type":"proceedings-article","created":{"date-parts":[[2022,12,2]],"date-time":"2022-12-02T21:06:17Z","timestamp":1670015177000},"page":"1-8","source":"Crossref","is-referenced-by-count":0,"title":["SAPIVe: Simple AVX to PIM Vectorizer"],"prefix":"10.1109","author":[{"ORCID":"https:\/\/orcid.org\/0000-0002-0484-4003","authenticated-orcid":false,"given":"Rodrigo M.","family":"Sokulski","sequence":"first","affiliation":[{"name":"Federal University of Paran&#x00E1;,Department of Informatics,Curitiba,Brazil"}]},{"ORCID":"https:\/\/orcid.org\/0000-0001-8555-2637","authenticated-orcid":false,"given":"Paulo C.","family":"Santos","sequence":"additional","affiliation":[{"name":"Federal Institute of Rio Grande do Sul,Department of Electronics,Bento Gon&#x00E7;alves,Brazil"}]},{"ORCID":"https:\/\/orcid.org\/0000-0001-9981-5231","authenticated-orcid":false,"given":"Sairo R.","family":"dos Santos","sequence":"additional","affiliation":[{"name":"Federal Rural University of the Semi-arid,Department of Exact Sciences and Information Technology,Angicos,Brazil"}]},{"ORCID":"https:\/\/orcid.org\/0000-0003-2440-2664","authenticated-orcid":false,"given":"Marco A. Z.","family":"Alves","sequence":"additional","affiliation":[{"name":"Federal University of Paran&#x00E1;,Department of Informatics,Curitiba,Brazil"}]}],"member":"263","reference":[{"key":"ref32","doi-asserted-by":"publisher","DOI":"10.1145\/1080695.1070002"},{"key":"ref31","doi-asserted-by":"publisher","DOI":"10.1109\/MM.2017.38"},{"key":"ref30","doi-asserted-by":"publisher","DOI":"10.1109\/HPCC-CSS-ICESS.2015.166"},{"key":"ref10","doi-asserted-by":"crossref","first-page":"102868","DOI":"10.1016\/j.micpro.2019.102868","article-title":"Near-memory computing: Past, present, and future","volume":"71","author":"singh","year":"2019","journal-title":"Microprocessors and Microsystems"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/VLSIT.2012.6242474"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/MDAT.2016.2624283"},{"journal-title":"Enabling the adoption of processing-in-memory Challenges mechanisms future research directions","year":"2018","author":"ghose","key":"ref13"},{"key":"ref14","first-page":"1249","article-title":"Large Vector Extensions Inside the HMC","author":"marco a z alves","year":"2016","journal-title":"Design Automation Test in Europe Conference Exhibition (DATE)"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.23919\/DATE.2017.7927081"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.23919\/DATE.2018.8342015"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/IPDPS.2018.00099"},{"journal-title":"Porting machine learning algorithms to vector-in-memory architecture","year":"2020","author":"cordeiro","key":"ref18"},{"journal-title":"Vector in memory architecture for simple and high efficiency computing","year":"2022","author":"alves","key":"ref19"},{"key":"ref28","article-title":"3d-stacked memory-side acceleration: Accelerator and system design","author":"guo","year":"2014","journal-title":"Workshop on Near-Data Processing (WoNDP)"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/40.526924"},{"key":"ref27","doi-asserted-by":"publisher","DOI":"10.1109\/ACCESS.2019.2924240"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1007\/s11227-019-02840-7"},{"journal-title":"Understanding and Improving the Latency of DRAM-Based Memory Systems","year":"2017","author":"chang","key":"ref6"},{"key":"ref29","doi-asserted-by":"publisher","DOI":"10.1109\/TPDS.2018.2868062"},{"journal-title":"A Look Back at Single-Threaded CPU Performance","year":"2012","author":"preshing","key":"ref5"},{"journal-title":"Memory bandwidth and latency in hpc system requirements and performance impact","year":"2019","author":"milan","key":"ref8"},{"journal-title":"Evolution of single-threaded x86 cpu performance","year":"2020","author":"lechner","key":"ref7"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1145\/3173162.3173177"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1145\/216585.216588"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/I-SPAN.2012.9"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.23919\/DATE.2019.8714956"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1145\/2830772.2830788"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2017.54"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1145\/3434327"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1145\/3155287"},{"key":"ref26","doi-asserted-by":"publisher","DOI":"10.1145\/2749469.2750386"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.1145\/2749469.2750385"}],"event":{"name":"2022 XII Brazilian Symposium on Computing Systems Engineering (SBESC)","start":{"date-parts":[[2022,11,21]]},"location":"Fortaleza\/CE, Brazil","end":{"date-parts":[[2022,11,24]]}},"container-title":["2022 XII Brazilian Symposium on Computing Systems Engineering (SBESC)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/9964475\/9964519\/09964539.pdf?arnumber=9964539","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,12,19]],"date-time":"2022-12-19T19:58:17Z","timestamp":1671479897000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/9964539\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2022,11,21]]},"references-count":32,"URL":"https:\/\/doi.org\/10.1109\/sbesc56799.2022.9964539","relation":{},"subject":[],"published":{"date-parts":[[2022,11,21]]}}}