{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,1,11]],"date-time":"2025-01-11T05:34:07Z","timestamp":1736573647512,"version":"3.32.0"},"reference-count":32,"publisher":"IEEE","license":[{"start":{"date-parts":[[2024,11,26]],"date-time":"2024-11-26T00:00:00Z","timestamp":1732579200000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2024,11,26]],"date-time":"2024-11-26T00:00:00Z","timestamp":1732579200000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2024,11,26]]},"DOI":"10.1109\/sbesc65055.2024.10771920","type":"proceedings-article","created":{"date-parts":[[2024,12,3]],"date-time":"2024-12-03T18:55:33Z","timestamp":1733252133000},"page":"1-6","source":"Crossref","is-referenced-by-count":0,"title":["An Automatic Framework for Collaborative CPU Thread Throttling and FPGA HLS-Versioning"],"prefix":"10.1109","author":[{"given":"Tiago","family":"Knorst","sequence":"first","affiliation":[{"name":"Institute of Informatics - Universidade Federal do Rio Grande do Sul (UFRGS),Porto Alegre,Brazil"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Michael Guilherme","family":"Jordan","sequence":"additional","affiliation":[{"name":"Institute of Informatics - Universidade Federal do Rio Grande do Sul (UFRGS),Porto Alegre,Brazil"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Guilherme","family":"Korol","sequence":"additional","affiliation":[{"name":"Institute of Informatics - Universidade Federal do Rio Grande do Sul (UFRGS),Porto Alegre,Brazil"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Mateus Beck","family":"Rutzig","sequence":"additional","affiliation":[{"name":"Universidade Federal de Santa Maria (UFSM),Electronics and Computing Department,Santa Maria,Brazil"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Antonio Carlos Schneider","family":"Beck","sequence":"additional","affiliation":[{"name":"Institute of Informatics - Universidade Federal do Rio Grande do Sul (UFRGS),Porto Alegre,Brazil"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/FPL.2016.7577381"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/MCSE.2010.69"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/tpds.2018.2872992"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/IISWC.2009.5306797"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1016\/j.vlsi.2023.102052"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/ISVLSI59464.2023.10238639"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.7873\/DATE.2015.0199"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1145\/2897937.2898040"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/tcad.2019.2912916"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1145\/3240765.3240815"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/LES.2021.3066882"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1145\/1815961.1815996"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1145\/1353536.1346317"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/IPDPSW.2013.15"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1145\/2701310.2701311"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/SBCCI53441.2021.9529986"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/SBESC53686.2021.9628345"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/MDAT.2022.3184634"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1016\/j.jpdc.2023.02.009"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1109\/SBAC-PAD.2017.25"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1109\/MDAT.2017.2741459"},{"issue":"3","key":"ref22","article-title":"Neuraghe: Exploiting cpu-fpga synergies for efficient and flexible cnn inference acceleration on zynq socs","volume":"11","author":"Meloni","year":"2018","journal-title":"ACM TRETS"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1109\/ReConFig.2015.7393328"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1109\/tcad.2022.3179323"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.1109\/ICDEW58674.2023.00036"},{"key":"ref26","doi-asserted-by":"publisher","DOI":"10.1109\/SBCCI55532.2022.9893223"},{"key":"ref27","doi-asserted-by":"publisher","DOI":"10.1145\/2597917.2597929"},{"key":"ref28","doi-asserted-by":"publisher","DOI":"10.1145\/3368036"},{"key":"ref29","doi-asserted-by":"publisher","DOI":"10.1109\/CloudCom.2015.60"},{"key":"ref30","doi-asserted-by":"publisher","DOI":"10.1109\/InPar.2012.6339595"},{"key":"ref31","doi-asserted-by":"publisher","DOI":"10.1109\/99.660313"},{"key":"ref32","doi-asserted-by":"publisher","DOI":"10.1109\/FCCM.2018.00023"}],"event":{"name":"2024 XIV Brazilian Symposium on Computing Systems Engineering (SBESC)","start":{"date-parts":[[2024,11,26]]},"location":"Recife, Brazil","end":{"date-parts":[[2024,11,29]]}},"container-title":["2024 XIV Brazilian Symposium on Computing Systems Engineering (SBESC)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx8\/10771903\/10771814\/10771920.pdf?arnumber=10771920","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,1,10]],"date-time":"2025-01-10T19:58:51Z","timestamp":1736539131000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/10771920\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2024,11,26]]},"references-count":32,"URL":"https:\/\/doi.org\/10.1109\/sbesc65055.2024.10771920","relation":{},"subject":[],"published":{"date-parts":[[2024,11,26]]}}}