{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,12,19]],"date-time":"2025-12-19T07:08:39Z","timestamp":1766128119701,"version":"3.48.0"},"reference-count":19,"publisher":"IEEE","license":[{"start":{"date-parts":[[2025,11,24]],"date-time":"2025-11-24T00:00:00Z","timestamp":1763942400000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2025,11,24]],"date-time":"2025-11-24T00:00:00Z","timestamp":1763942400000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2025,11,24]]},"DOI":"10.1109\/sbesc68008.2025.11288856","type":"proceedings-article","created":{"date-parts":[[2025,12,16]],"date-time":"2025-12-16T18:30:48Z","timestamp":1765909848000},"page":"1-6","source":"Crossref","is-referenced-by-count":0,"title":["TORVS: A Lightweight Dual-Issue Superscalar RISC-V Core for FPGA-Based Systems"],"prefix":"10.1109","author":[{"given":"Lucas Arruk","family":"Mendes","sequence":"first","affiliation":[{"name":"Federal University of São Carlos,Department of Computing,São Carlos,Brazil"}]},{"given":"Maur\u00edcio","family":"Figueiredo","sequence":"additional","affiliation":[{"name":"Federal University of São Carlos,Department of Computing,São Carlos,Brazil"}]},{"given":"Ricardo","family":"Menotti","sequence":"additional","affiliation":[{"name":"Federal University of São Carlos,Department of Computing,São Carlos,Brazil"}]}],"member":"263","reference":[{"article-title":"MemPool Flavors: Between Versatility and Specialization in a RISC-V Manycore Cluster","year":"2025","author":"Mazzola","key":"ref1"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2020.3027900"},{"key":"ref3","first-page":"1","article-title":"Sonicboom: The 3rd generation berkeley out-of-order machine","volume-title":"Fourth Workshop on Computer Architecture Research with RISC-V","volume":"5","author":"Zhao","year":"2020"},{"key":"ref4","article-title":"The berkeley out-of-order machine (boom): An industry-competitive, synthesizable, parameterized risc-v processor","volume-title":"EECS Department, University of California, Berkeley, Tech. Rep. UCB\/EECS-2015-167","author":"Celio","year":"2015"},{"key":"ref5","article-title":"BOOMv2: an open-source out-of-order RISC-V core","author":"Celio","year":"2017","journal-title":"First Workshop on Computer Architecture Research with RISC-V (CARRV)"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/40.755465"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/40.491460"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/DSD51259.2020.00062"},{"key":"ref9","article-title":"WD Rolls Its Own RISC\u2013V Core","volume-title":"Microprocessor Report","author":"Wheeler","year":"2019"},{"key":"ref10","article-title":"SiFive Introduces 7 Series RISC\u2013V Cores with E7, S7 and U7 series","volume-title":"CNX Software blog post","author":"Aufranc","year":"2018"},{"key":"ref11","article-title":"biRISC\u2013V \u2014 32-bit Dual\u2013Issue RISC\u2013V CPU","volume-title":"gitHub repository","author":"Bloomer","year":"2022"},{"issue":"15","key":"ref12","first-page":"12","article-title":"Integrated PA-7300LC powers HP midrange","volume":"9","author":"Gwenapp","year":"1995","journal-title":"Microprocessor Report"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/40.216747"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1145\/285930.285940"},{"key":"ref15","article-title":"Combining branch predictors","author":"McFarling","year":"1993","journal-title":"Citeseer, Tech. Rep"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.5753\/sscad_estendido.2024.244790"},{"key":"ref17","first-page":"6","article-title":"The rocket chip generator","volume-title":"EECS Department, University of California, Berkeley, Tech. Rep. UCB\/EECS-2016-17","volume":"4","author":"Asanovic","year":"2016"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.21236\/ada605735"},{"key":"ref19","article-title":"The RISC-V instruction set manual volume II: Privileged architecture version 1.7","volume-title":"EECS Department, University of California, Berkeley, Tech. Rep. UCB\/EECS-2016-129","author":"Waterman","year":"2016"}],"event":{"name":"2025 XV Symposium on Computing Systems Engineering (SBESC)","start":{"date-parts":[[2025,11,24]]},"location":"Campinas, Brazil","end":{"date-parts":[[2025,11,27]]}},"container-title":["2025 XV Symposium on Computing Systems Engineering (SBESC)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx8\/11288723\/11288808\/11288856.pdf?arnumber=11288856","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,12,19]],"date-time":"2025-12-19T07:03:51Z","timestamp":1766127831000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/11288856\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2025,11,24]]},"references-count":19,"URL":"https:\/\/doi.org\/10.1109\/sbesc68008.2025.11288856","relation":{},"subject":[],"published":{"date-parts":[[2025,11,24]]}}}