{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,12,18]],"date-time":"2025-12-18T10:25:30Z","timestamp":1766053530279,"version":"3.48.0"},"reference-count":37,"publisher":"IEEE","license":[{"start":{"date-parts":[[2025,11,24]],"date-time":"2025-11-24T00:00:00Z","timestamp":1763942400000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2025,11,24]],"date-time":"2025-11-24T00:00:00Z","timestamp":1763942400000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2025,11,24]]},"DOI":"10.1109\/sbesc68008.2025.11288900","type":"proceedings-article","created":{"date-parts":[[2025,12,16]],"date-time":"2025-12-16T18:30:48Z","timestamp":1765909848000},"page":"1-6","source":"Crossref","is-referenced-by-count":0,"title":["Go Fast: GPU Optimizer for FPGA-LUT Approximate Simulation and Tuning"],"prefix":"10.1109","author":[{"given":"Olavo","family":"Barros","sequence":"first","affiliation":[{"name":"Universidade Federal de Viçosa,Brazil"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Isabela","family":"Freitas","sequence":"additional","affiliation":[{"name":"Universidade Federal de Viçosa,Brazil"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Pedro","family":"Coura","sequence":"additional","affiliation":[{"name":"Universidade Federal de Viçosa,Brazil"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Jos\u00e9 Augusto M.","family":"Nacif","sequence":"additional","affiliation":[{"name":"Universidade Federal de Viçosa,Brazil"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Ricardo","family":"Ferreira","sequence":"additional","affiliation":[{"name":"Universidade Federal de Viçosa,Brazil"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Adri\u00e1n","family":"Alcolea","sequence":"additional","affiliation":[{"name":"Universidad de Zaragoza,Instituto de Investigación en Ingeniería de Araggemaón,Dept. de Informatica e Ingenieria de Sistemas,Spain"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Mar\u00eda","family":"Villarroya-Gaud\u00f3","sequence":"additional","affiliation":[{"name":"Universidad de Zaragoza,Instituto de Investigación en Ingeniería de Araggemaón,Dept. de Informatica e Ingenieria de Sistemas,Spain"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Javier","family":"Resano","sequence":"additional","affiliation":[{"name":"Universidad de Zaragoza,Instituto de Investigación en Ingeniería de Araggemaón,Dept. de Informatica e Ingenieria de Sistemas,Spain"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2024.3506860"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2024.3510513"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.23919\/DATE64628.2025.10992706"},{"journal-title":"A survey on lut-based deep neural networks implemented in fpgas","year":"2025","author":"Guo","key":"ref4"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1145\/3706628.3708877"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/FCCM62733.2025.00077"},{"article-title":"Differentiable weightless neural networks","volume-title":"Proceedings of the 41st International Conference on Machine Learning","author":"Bacellar","key":"ref7"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1145\/3777387"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1145\/1629911.1630056"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/ASPDAC.2010.5419903"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/ISPDC.2010.26"},{"key":"ref12","first-page":"608","article-title":"Logic simulation acceleration based on gpu","volume-title":"Proceedings of the 18th International Conference Mixed Design of Integrated Circuits and Systems-MIXDES 2011","author":"Yuxuan"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1145\/1970353.1970362"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1145\/1970353.1970363"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.2011.6105404"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2012.6176532"},{"key":"ref17","first-page":"1","article-title":"Opportunities for rtl and gate level simulation using gpus","volume-title":"Proceedings of the 39th International Conference on Computer-Aided Design","author":"Zhang"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD51958.2021.9643571"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1145\/3545008.3545091"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1145\/3489517.3530601"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1145\/3571133"},{"key":"ref22","first-page":"16","article-title":"Better performance at lower occupancy","volume-title":"Proceedings of the GPU technology conference, GTC","author":"Volkov"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1109\/HPEC.2019.8916466"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1109\/IPDPS57955.2024.00064"},{"article-title":"Verilator 4.0: open simulation goes multithreaded","volume-title":"Open Source Digital Design Conference (ORConf)","author":"Snyder","key":"ref25"},{"key":"ref26","doi-asserted-by":"publisher","DOI":"10.1109\/ASPDAC.2017.7858314"},{"key":"ref27","doi-asserted-by":"publisher","DOI":"10.29292\/jics.v17i3.661"},{"key":"ref28","doi-asserted-by":"publisher","DOI":"10.1109\/DCAS53974.2022.9845591"},{"article-title":"Yosys open synthesis suite","year":"2016","author":"Wolf","key":"ref29"},{"key":"ref30","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-642-14295-6_5"},{"key":"ref31","doi-asserted-by":"publisher","DOI":"10.1109\/54.785838"},{"key":"ref32","first-page":"153","article-title":"Accelerating rtl simulation with hardware-software co-design","volume-title":"Proceedings of the 56th Annual IEEE\/ACM International Symposium on Microarchitecture","author":"Elsabbagh"},{"key":"ref33","doi-asserted-by":"publisher","DOI":"10.1145\/3673038.3673117"},{"key":"ref34","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-031-69583-4_11"},{"article-title":"The epfl combinational benchmark suite","volume-title":"Proceedings of the 24th International Workshop on Logic & Synthesis (IWLS)","author":"Amar\u00fa","key":"ref35"},{"key":"ref36","doi-asserted-by":"publisher","DOI":"10.1109\/SBESC60926.2023.10324083"},{"key":"ref37","doi-asserted-by":"publisher","DOI":"10.1109\/LASCAS64004.2025.10966278"}],"event":{"name":"2025 XV Symposium on Computing Systems Engineering (SBESC)","start":{"date-parts":[[2025,11,24]]},"location":"Campinas, Brazil","end":{"date-parts":[[2025,11,27]]}},"container-title":["2025 XV Symposium on Computing Systems Engineering (SBESC)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx8\/11288723\/11288808\/11288900.pdf?arnumber=11288900","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,12,18]],"date-time":"2025-12-18T10:21:25Z","timestamp":1766053285000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/11288900\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2025,11,24]]},"references-count":37,"URL":"https:\/\/doi.org\/10.1109\/sbesc68008.2025.11288900","relation":{},"subject":[],"published":{"date-parts":[[2025,11,24]]}}}