{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,6,28]],"date-time":"2025-06-28T07:03:23Z","timestamp":1751094203293,"version":"3.28.0"},"reference-count":38,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2008,11]]},"DOI":"10.1109\/sc.2008.5216918","type":"proceedings-article","created":{"date-parts":[[2009,8,28]],"date-time":"2009-08-28T10:48:47Z","timestamp":1251456527000},"page":"1-12","source":"Crossref","is-referenced-by-count":26,"title":["A novel migration-based NUCA design for Chip Multiprocessors"],"prefix":"10.1109","author":[{"given":"M.","family":"Kandemir","sequence":"first","affiliation":[]},{"family":"Feihui Li","sequence":"additional","affiliation":[]},{"given":"M.J.","family":"Irwin","sequence":"additional","affiliation":[]},{"family":"Seung Woo Son","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"19","doi-asserted-by":"publisher","DOI":"10.1109\/PACT.2004.1342546"},{"year":"0","key":"35"},{"key":"17","doi-asserted-by":"publisher","DOI":"10.1147\/rd.494.0589"},{"key":"36","doi-asserted-by":"publisher","DOI":"10.1145\/1086297.1086328"},{"key":"18","doi-asserted-by":"publisher","DOI":"10.1145\/605397.605420"},{"journal-title":"Specjbb2000 Java Business Benchmark","year":"1998","key":"33"},{"journal-title":"Intel Teraflops Machine","year":"0","key":"15"},{"year":"0","key":"34"},{"key":"16","doi-asserted-by":"publisher","DOI":"10.1145\/1006209.1006246"},{"key":"13","doi-asserted-by":"publisher","DOI":"10.1109\/TPDS.2007.1091"},{"journal-title":"Intel Quad-Core Intel Xeon Processor 5400 Series","year":"0","key":"14"},{"key":"37","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.2005.53"},{"key":"11","doi-asserted-by":"crossref","DOI":"10.1145\/232974.233000","article-title":"informing memory operations: providing memory performance feedback in modern processors","author":"horowitz","year":"1996","journal-title":"Proc Int Symp Computer Architecture"},{"key":"38","article-title":"a case for fault tolerance and performance enhancement using chip multi-processors","volume":"4","author":"zhou","year":"2005","journal-title":"Computer Architecture Letters"},{"key":"12","doi-asserted-by":"publisher","DOI":"10.1109\/MM.2007.4378783"},{"key":"21","doi-asserted-by":"crossref","DOI":"10.1145\/1150019.1136497","article-title":"design and management of 3d chip multiprocessors using network-in-memory","author":"li","year":"2006","journal-title":"Proceedings of the 20th Annual International Symposium on Computer Architecture"},{"key":"20","doi-asserted-by":"publisher","DOI":"10.1109\/MM.2005.35"},{"key":"22","article-title":"enhancing l2 organization for cmps with a center cell","author":"liu","year":"2006","journal-title":"Proc Symp Parallel and Distributed Processing"},{"key":"23","doi-asserted-by":"publisher","DOI":"10.1109\/2.982916"},{"key":"24","doi-asserted-by":"publisher","DOI":"10.1109\/SC.2008.5216918"},{"key":"25","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.2005.1560050"},{"year":"0","key":"26"},{"key":"27","doi-asserted-by":"publisher","DOI":"10.1145\/237090.237140"},{"key":"28","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2007.346197"},{"key":"29","doi-asserted-by":"publisher","DOI":"10.1145\/1152154.1152160"},{"key":"3","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2004.21"},{"key":"2","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2006.10"},{"key":"10","article-title":"platform 2015: intel processor and platform evolution for the next decade","author":"borkar","year":"2005","journal-title":"Technology Intel Magazine"},{"year":"0","key":"1"},{"key":"30","doi-asserted-by":"publisher","DOI":"10.1109\/12.2208"},{"key":"7","article-title":"managing distributed, shared l2 caches through os-level page allocation","author":"cho","year":"2006","journal-title":"Proc the annual IEEE\/ACM International Symposium on Microarchitecture"},{"key":"6","doi-asserted-by":"crossref","DOI":"10.1145\/1080695.1070001","article-title":"optimization replication, communication, and capacity allocation in cmps","author":"chishti","year":"2005","journal-title":"Proc Intl Symp Computer Architecture"},{"key":"32","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2005.13"},{"key":"5","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2003.1253183"},{"key":"31","doi-asserted-by":"crossref","DOI":"10.1145\/1080695.1069999","article-title":"adaptive mechanisms and policies for managing cache hierarchies in chip multiprocessors","author":"speight","year":"2005","journal-title":"Proceedings of the 20th Annual International Symposium on Computer Architecture"},{"key":"4","doi-asserted-by":"crossref","DOI":"10.1145\/1150019.1136509","article-title":"cooperative caching for chip multiprocessors","author":"chang","year":"2006","journal-title":"Proc Int Symp Computer Architecture"},{"key":"9","doi-asserted-by":"crossref","DOI":"10.1109\/L-CA.2006.14","article-title":"an efficient, practical parallelization methodology for multicore architecture simulation","volume":"5","author":"donald","year":"2006","journal-title":"Computer Architecture Letters"},{"journal-title":"Introduction to Algorithms","year":"2001","author":"cormen","key":"8"}],"event":{"name":"2008 SC - International Conference for High Performance Computing, Networking, Storage and Analysis","start":{"date-parts":[[2008,11,15]]},"location":"Austin, TX","end":{"date-parts":[[2008,11,21]]}},"container-title":["2008 SC - International Conference for High Performance Computing, Networking, Storage and Analysis"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/5206875\/5213127\/05216918.pdf?arnumber=5216918","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,6,18]],"date-time":"2017-06-18T19:16:53Z","timestamp":1497813413000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/5216918\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2008,11]]},"references-count":38,"URL":"https:\/\/doi.org\/10.1109\/sc.2008.5216918","relation":{},"subject":[],"published":{"date-parts":[[2008,11]]}}}