{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,10,30]],"date-time":"2024-10-30T13:35:13Z","timestamp":1730295313583,"version":"3.28.0"},"reference-count":12,"publisher":"IEEE","license":[{"start":{"date-parts":[[2021,9,24]],"date-time":"2021-09-24T00:00:00Z","timestamp":1632441600000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[2021,9,24]],"date-time":"2021-09-24T00:00:00Z","timestamp":1632441600000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2021,9,24]],"date-time":"2021-09-24T00:00:00Z","timestamp":1632441600000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2021,9,24]]},"DOI":"10.1109\/seeda-cecnsm53056.2021.9566251","type":"proceedings-article","created":{"date-parts":[[2021,10,20]],"date-time":"2021-10-20T00:30:59Z","timestamp":1634689859000},"page":"1-5","source":"Crossref","is-referenced-by-count":0,"title":["Converging Formal Verification in a High-Level Synthesis Environment"],"prefix":"10.1109","author":[{"given":"Michael","family":"Dossis","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2005.850814"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/DSD.2014.100"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2016.2547898"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2020.2978242"},{"key":"ref11","article-title":"Source Code Error Detection in High-Level Synthesis Functional Verification","volume":"27","author":"schafer","year":"2019","journal-title":"IEEE Transactions on VLSI"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/ACCESS.2020.2999544"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2009.2035542"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/ACCESS.2018.2885249"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/TNS.2020.2972903"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1145\/2593069.2593108"},{"key":"ref9","article-title":"Towards a Verification Flow Across Abstraction Levels Verifying Implementations Against Their Formal Specification","volume":"36","author":"gonzalez-de-aledo","year":"2017","journal-title":"IEEE Trans on CAD of Integrated Circuits and Systems"},{"key":"ref1","first-page":"1","article-title":"Transformations on the FSMD of the RTL code with combinational logic statements for quivalence checking of HLS","author":"hernandez","year":"2015","journal-title":"Proceedings of the 16th Latin-American Test Symposium (LATS)"}],"event":{"name":"2021 6th South-East Europe Design Automation, Computer Engineering, Computer Networks and Social Media Conference (SEEDA-CECNSM)","start":{"date-parts":[[2021,9,24]]},"location":"Preveza, Greece","end":{"date-parts":[[2021,9,26]]}},"container-title":["2021 6th South-East Europe Design Automation, Computer Engineering, Computer Networks and Social Media Conference (SEEDA-CECNSM)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/9565881\/9565882\/09566251.pdf?arnumber=9566251","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,5,10]],"date-time":"2022-05-10T15:47:32Z","timestamp":1652197652000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/9566251\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2021,9,24]]},"references-count":12,"URL":"https:\/\/doi.org\/10.1109\/seeda-cecnsm53056.2021.9566251","relation":{},"subject":[],"published":{"date-parts":[[2021,9,24]]}}}