{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,5]],"date-time":"2024-09-05T23:36:22Z","timestamp":1725579382406},"reference-count":10,"publisher":"IEEE","license":[{"start":{"date-parts":[[2021,9,24]],"date-time":"2021-09-24T00:00:00Z","timestamp":1632441600000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[2021,9,24]],"date-time":"2021-09-24T00:00:00Z","timestamp":1632441600000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2021,9,24]],"date-time":"2021-09-24T00:00:00Z","timestamp":1632441600000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2021,9,24]]},"DOI":"10.1109\/seeda-cecnsm53056.2021.9566279","type":"proceedings-article","created":{"date-parts":[[2021,10,20]],"date-time":"2021-10-20T00:30:59Z","timestamp":1634689859000},"page":"1-5","source":"Crossref","is-referenced-by-count":0,"title":["Variations on a Connectivity-based Legalizer for Standard Cell Design"],"prefix":"10.1109","author":[{"given":"Antonios N.","family":"Dadaliaris","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"George K.","family":"Kranas","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Panagiotis","family":"Oikonomou","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Michael","family":"Dossis","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref4","first-page":"214","article-title":"Variability-driven considerations in the design of integrated-circuit global interconnects","author":"he","year":"2004","journal-title":"Proc 21th Intl VLSI Multilevel Interconnection (VMIC) Conf"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1166\/jolpe.2017.1483"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1145\/1123008.1123055"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/MOCAST.2017.7937644"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/SOCCON.2009.5398030"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.4236\/cs.2017.88013"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1145\/1837274.1837347"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1145\/1353629.1353640"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2005.846365"},{"journal-title":"Method and System for High Speed Detailed Placement of Cells Within an Integrated Circuit Design","year":"2002","author":"hill","key":"ref1"}],"event":{"name":"2021 6th South-East Europe Design Automation, Computer Engineering, Computer Networks and Social Media Conference (SEEDA-CECNSM)","start":{"date-parts":[[2021,9,24]]},"location":"Preveza, Greece","end":{"date-parts":[[2021,9,26]]}},"container-title":["2021 6th South-East Europe Design Automation, Computer Engineering, Computer Networks and Social Media Conference (SEEDA-CECNSM)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/9565881\/9565882\/09566279.pdf?arnumber=9566279","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,5,10]],"date-time":"2022-05-10T15:47:32Z","timestamp":1652197652000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/9566279\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2021,9,24]]},"references-count":10,"URL":"https:\/\/doi.org\/10.1109\/seeda-cecnsm53056.2021.9566279","relation":{},"subject":[],"published":{"date-parts":[[2021,9,24]]}}}