{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,3]],"date-time":"2024-09-03T19:28:48Z","timestamp":1725391728576},"reference-count":7,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2007,7]]},"DOI":"10.1109\/sies.2007.4297356","type":"proceedings-article","created":{"date-parts":[[2007,9,6]],"date-time":"2007-09-06T16:58:04Z","timestamp":1189097884000},"page":"337-340","source":"Crossref","is-referenced-by-count":0,"title":["Design of a FFT\/IFFT module as an IP core suitable for embedded systems"],"prefix":"10.1109","author":[{"given":"J.","family":"Viejo","sequence":"first","affiliation":[]},{"given":"A.","family":"Millan","sequence":"additional","affiliation":[]},{"given":"M. J.","family":"Bellido","sequence":"additional","affiliation":[]},{"given":"J.","family":"Juan","sequence":"additional","affiliation":[]},{"given":"P.","family":"Ruiz-de-Clavijo","sequence":"additional","affiliation":[]},{"given":"D.","family":"Guerrero","sequence":"additional","affiliation":[]},{"given":"E.","family":"Ostua","sequence":"additional","affiliation":[]},{"given":"A.","family":"Munoz","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"journal-title":"Xilinx System Generator for DSP v8 1 User's Guide","year":"2005","key":"ref4"},{"journal-title":"The Designer's Guide to VHDL","year":"2002","author":"ashenden","key":"ref3"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1007\/978-1-4615-3498-3"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/ISCAS.1997.621567"},{"key":"ref7","article-title":"System Level Tools for DSP in FPGAs","author":"hwang","year":"0","journal-title":"Proceedings of the International Conference on Field Programmable Logic and Applications (FPL)"},{"key":"ref2","first-page":"305","article-title":"Efficient design of a FFT\/IFFT-64 module on ASIC","author":"millan","year":"0","journal-title":"Proc XI Iberchip Workshop (IWS)"},{"key":"ref1","first-page":"107","article-title":"Diseño eficiente de un modulo FFT\/IFFT sobre FPGA","author":"millan","year":"0","journal-title":"Proc III Reconfigurable Computing and Applications Conference (JCRA)"}],"event":{"name":"2007 International Symposium on Industrial Embedded Systems","start":{"date-parts":[[2007,7,4]]},"location":"Costa da Caparica, Portugal","end":{"date-parts":[[2007,7,6]]}},"container-title":["2007 International Symposium on Industrial Embedded Systems"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/4297296\/4297297\/04297356.pdf?arnumber=4297356","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,3,15]],"date-time":"2017-03-15T20:31:30Z","timestamp":1489609890000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/4297356\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2007,7]]},"references-count":7,"URL":"https:\/\/doi.org\/10.1109\/sies.2007.4297356","relation":{},"subject":[],"published":{"date-parts":[[2007,7]]}}}