{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,5]],"date-time":"2024-09-05T01:12:04Z","timestamp":1725498724250},"reference-count":21,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2010,7]]},"DOI":"10.1109\/sies.2010.5551375","type":"proceedings-article","created":{"date-parts":[[2010,8,24]],"date-time":"2010-08-24T11:38:07Z","timestamp":1282649887000},"page":"225-228","source":"Crossref","is-referenced-by-count":0,"title":["L2 cache modeling based on address modification for native co-simulation in systemc"],"prefix":"10.1109","author":[{"given":"S.","family":"Real","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"H.","family":"Posadas","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"E.","family":"Villar","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"journal-title":"IEEE-1666 standard","year":"0","key":"ref10"},{"journal-title":"Objdump tool","year":"0","key":"ref11"},{"journal-title":"Executable and Linkable Format","year":"0","key":"ref12"},{"year":"0","key":"ref13"},{"year":"0","key":"ref14"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1145\/343647.343791"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1145\/996566.996652"},{"key":"ref17","article-title":"Iterative cache simulation of embedded cpus with trace stripping","author":"wu","year":"1999","journal-title":"Proc CODESISSS"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/12.8699"},{"year":"0","key":"ref19"},{"year":"0","key":"ref4"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/ICPP.2007.52"},{"key":"ref6","doi-asserted-by":"crossref","first-page":"290","DOI":"10.1145\/1391469.1391543","article-title":"high-performance timing simulation of embedded software","author":"schnerr","year":"2008","journal-title":"2008 45th ACM\/IEEE Design Automation Conference DAC"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/ICECS.2008.4674898"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1145\/1785481.1785529"},{"key":"ref7","article-title":"Automatic Instrumentation of Embedded Software for High LevelHardware\/Software Co-Simulation","author":"bouchhima","year":"2009","journal-title":"Proc of ASP-DAC"},{"journal-title":"AMBA Level 2 Cache Controller (L2C-310) Technical Reference Manual","year":"0","key":"ref2"},{"key":"ref1","article-title":"A non-workconserving operating system scheduler for SMT processors","author":"fedorova","year":"2006","journal-title":"WIOSCA"},{"journal-title":"TLM2 0 standard","year":"0","key":"ref9"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1109\/NAS.2008.30"},{"key":"ref21","article-title":"The Cache-Core Architecture to Enchance the Memory Performance on Multi-Core Processors","author":"mori","year":"2009","journal-title":"PDCAT"}],"event":{"name":"2010 International Symposium on Industrial Embedded Systems (SIES)","start":{"date-parts":[[2010,7,7]]},"location":"Trento, Italy","end":{"date-parts":[[2010,7,9]]}},"container-title":["International Symposium on Industrial Embedded System (SIES)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/5547587\/5551360\/05551375.pdf?arnumber=5551375","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,6,19]],"date-time":"2017-06-19T09:03:16Z","timestamp":1497862996000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/5551375\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2010,7]]},"references-count":21,"URL":"https:\/\/doi.org\/10.1109\/sies.2010.5551375","relation":{},"subject":[],"published":{"date-parts":[[2010,7]]}}}