{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,3]],"date-time":"2024-09-03T18:45:14Z","timestamp":1725389114249},"reference-count":11,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2010,7]]},"DOI":"10.1109\/sies.2010.5551400","type":"proceedings-article","created":{"date-parts":[[2010,8,24]],"date-time":"2010-08-24T11:38:07Z","timestamp":1282649887000},"page":"234-237","source":"Crossref","is-referenced-by-count":0,"title":["Design and implementation of a suitable core for on-chip long-term verification"],"prefix":"10.1109","author":[{"given":"J.","family":"Viejo","sequence":"first","affiliation":[]},{"given":"J. I.","family":"Villar","sequence":"additional","affiliation":[]},{"given":"J.","family":"Juan","sequence":"additional","affiliation":[]},{"given":"A.","family":"Millan","sequence":"additional","affiliation":[]},{"given":"M. J.","family":"Bellido","sequence":"additional","affiliation":[]},{"given":"E.","family":"Ostua","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"journal-title":"ChipScope Pro 11 1 Software and Cores User Guide Xilinx Inc","year":"2009","key":"ref4"},{"key":"ref3","first-page":"454","article-title":"Hardware debugging method based on signal transitions and transactions","author":"ohba","year":"2006","journal-title":"Proc Asia and South Pacific Design Automation Conf"},{"journal-title":"PicoBlaze 8-bit Embedded Microcontroller User Guide for Spartan-3 Virtex-II and Virtex-II Pro FPGAs","year":"2005","author":"chapman","key":"ref10"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/BEC.2006.311070"},{"key":"ref11","article-title":"Network Time Protocol (Version 3) Specification, Implementation and Analysis","author":"mills","year":"1992","journal-title":"RFC 1305 (Draft Standard)"},{"key":"ref5","first-page":"355","article-title":"Testing FPGA based digital system using XILINX ChipScopeTM logic analyzer","author":"arshak","year":"2006","journal-title":"International Spring Seminar on Electronics Technology (ISSE"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/ICICIC.2007.155"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/ISIE.2008.4677216"},{"key":"ref2","article-title":"Logical Hardware Debuggers for FPGA-Based Systems","author":"graham","year":"2001","journal-title":"Bringham Young University Department of Electrical and Computer Engineering"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/ReConFig.2008.77"},{"key":"ref1","first-page":"483","article-title":"Using Design-Level Scan to Improve Design Observability and Controllability for Functional Verification of FPGAs","author":"wheeler","year":"2001","journal-title":"2001 Proceedings International Conference on Field-Programmable Logic and Applications (FPL)"}],"event":{"name":"2010 International Symposium on Industrial Embedded Systems (SIES)","start":{"date-parts":[[2010,7,7]]},"location":"Trento, Italy","end":{"date-parts":[[2010,7,9]]}},"container-title":["International Symposium on Industrial Embedded System (SIES)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/5547587\/5551360\/05551400.pdf?arnumber=5551400","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,3,19]],"date-time":"2017-03-19T01:59:16Z","timestamp":1489888756000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/5551400\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2010,7]]},"references-count":11,"URL":"https:\/\/doi.org\/10.1109\/sies.2010.5551400","relation":{},"subject":[],"published":{"date-parts":[[2010,7]]}}}