{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,6,5]],"date-time":"2026-06-05T10:40:53Z","timestamp":1780656053376,"version":"3.54.1"},"reference-count":19,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2011,6]]},"DOI":"10.1109\/sies.2011.5953649","type":"proceedings-article","created":{"date-parts":[[2011,7,20]],"date-time":"2011-07-20T16:50:22Z","timestamp":1311180622000},"page":"1-8","source":"Crossref","is-referenced-by-count":6,"title":["HW-SW implementation of a decoupled FPU for ARM-based Cortex-M1 SoCs in FPGAs"],"prefix":"10.1109","author":[{"given":"Jaume","family":"Joven","sequence":"first","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Per","family":"Strict","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"David","family":"Castells-Rufas","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Akash","family":"Bagdia","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Giovanni","family":"De Micheli","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Jordi","family":"Carrabina","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]}],"member":"263","reference":[{"key":"ref10","year":"0","journal-title":"Nios II Embedded Processor - Altera"},{"key":"ref11","year":"0","journal-title":"Altera Floating Point Megafunctions"},{"key":"ref12","year":"0","journal-title":"Virtex-5 APU Floating-Point Unit V1 01a"},{"key":"ref13","year":"0","journal-title":"Floating-Point Operator v5 0"},{"key":"ref14","year":"0","journal-title":"Aeroflex Gaisler"},{"key":"ref15","year":"2006","journal-title":"Create TIE Processor Extensions"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/ICCD.2000.878305"},{"key":"ref17","year":"2005","journal-title":"ARM AMBA 2 0 ARB-APB Overview"},{"key":"ref18","year":"2006","journal-title":"ARM Cortex-R4(F) – ARM Processor"},{"key":"ref19","year":"0","journal-title":"Xilinx microblaze soft processor core"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/2.976921"},{"key":"ref3","first-page":"681","article-title":"The future of multiprocessor systems-on-chips","author":"wolf","year":"2004","journal-title":"Proceedings 41st Design Automation Conference 2004 DAC"},{"key":"ref6","year":"2001","journal-title":"Multi-layer AHB Technical Overview"},{"key":"ref5","author":"benini","year":"2006","journal-title":"Networks on Chips Technology and Tools"},{"key":"ref8","year":"2007","journal-title":"ARM Cortex-M1 – ARM Processor"},{"key":"ref7","year":"2005","journal-title":"AMBA 3 AXI overview"},{"key":"ref2","author":"jerraya","year":"2005","journal-title":"Multiprocessor Systems-on-Chips"},{"key":"ref1","year":"1985","journal-title":"IEEE 754 Standard for Binary Floating-Point Arithmetic"},{"key":"ref9","year":"2004","journal-title":"ARM Cortex-M3 – ARM Processor"}],"event":{"name":"2011 6th IEEE International Symposium on Industrial Embedded Systems (SIES)","location":"Vasteras","start":{"date-parts":[[2011,6,15]]},"end":{"date-parts":[[2011,6,17]]}},"container-title":["2011 6th IEEE International Symposium on Industrial and Embedded Systems"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/5937480\/5953643\/05953649.pdf?arnumber=5953649","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2020,2,5]],"date-time":"2020-02-05T15:51:36Z","timestamp":1580917896000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/5953649\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2011,6]]},"references-count":19,"URL":"https:\/\/doi.org\/10.1109\/sies.2011.5953649","relation":{},"subject":[],"published":{"date-parts":[[2011,6]]}}}