{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,8,18]],"date-time":"2026-08-18T00:25:03Z","timestamp":1787012703699,"version":"build-2736575974"},"reference-count":54,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2011,6]]},"DOI":"10.1109\/sies.2011.5953662","type":"proceedings-article","created":{"date-parts":[[2011,7,20]],"date-time":"2011-07-20T16:50:22Z","timestamp":1311180622000},"page":"194-203","source":"Crossref","is-referenced-by-count":17,"title":["Robustness in analog systems: Design techniques, methodologies and tools"],"prefix":"10.1109","author":[{"given":"Pierluigi","family":"Nuzzo","sequence":"first","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Alberto","family":"Sangiovanni-Vincentelli","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]}],"member":"263","reference":[{"key":"ref39","article-title":"Asymptotic probability extraction for non-normal distributions of circuit performance","author":"li","year":"2004","journal-title":"Proc IEEE\/ACM Int Conf Comput -Aided Design"},{"key":"ref38","first-page":"855","article-title":"Robust Analog\/RF Design with Projection-Based Posynomial Modeling","author":"li","year":"2004","journal-title":"Proc IEEE\/ACM Int Conf Comput -Aided Design"},{"key":"ref33","doi-asserted-by":"publisher","DOI":"10.1109\/4.222191"},{"key":"ref32","doi-asserted-by":"publisher","DOI":"10.1109\/43.273749"},{"key":"ref31","doi-asserted-by":"publisher","DOI":"10.1109\/TSM.2008.2011628"},{"key":"ref30","doi-asserted-by":"publisher","DOI":"10.1109\/4.209985"},{"key":"ref37","doi-asserted-by":"publisher","DOI":"10.1109\/CICC.2001.929760"},{"key":"ref36","author":"box","year":"1987","journal-title":"Empirical Model-Building and Response Surfaces"},{"key":"ref35","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2009.2035418"},{"key":"ref34","first-page":"873","article-title":"A 10.6mW\/0.8pJ power-scalable 1GS\/s 4b ADC in 0.18?m CMOS with 5.8GHz ERBW","author":"nuzzo","year":"2006","journal-title":"Proc IEEE\/ACM Design Automation Conf"},{"key":"ref28","doi-asserted-by":"publisher","DOI":"10.1109\/TCS.1977.1084353"},{"key":"ref27","doi-asserted-by":"publisher","DOI":"10.1145\/1837274.1837381"},{"key":"ref29","doi-asserted-by":"publisher","DOI":"10.1109\/43.87599"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/JPROC.2006.889371"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/CICC.2005.1568738"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1109\/TCSII.2009.2019165"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2010.2062750"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2010.2050225"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1109\/2.585163"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1109\/JPROC.2006.889366"},{"key":"ref26","year":"0","journal-title":"VHDL-AMS (IEEE 1076 1)"},{"key":"ref25","year":"2004","journal-title":"Verilog AMS LRM 2 2"},{"key":"ref50","doi-asserted-by":"publisher","DOI":"10.1155\/2010\/261583"},{"key":"ref51","article-title":"Contracts for the design of embedded systems Part I: Methodolozy and use cases","author":"benveniste","year":"0","journal-title":"Proc IEEE"},{"key":"ref54","article-title":"Contracts for correct composition and system-level design of analog and mixed-signal circuits","author":"sun","year":"2011","journal-title":"Frontiers in Analog Circuit Synthesis and Verification"},{"key":"ref53","doi-asserted-by":"publisher","DOI":"10.1145\/1629911.1630066"},{"key":"ref52","article-title":"Contracts for the design of embedded systems Part II: Theory","author":"benveniste","year":"0","journal-title":"Proc IEEE"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2007.903053"},{"key":"ref11","first-page":"238","article-title":"An 820?W 9b 40MS\/s noise-tolerant dynamic-SAR ADC in 90nm digital CMOS","author":"giannini","year":"2008","journal-title":"IEEE Int Solid-State Circuit Conf Dig Tech Papers"},{"key":"ref40","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2010.2061292"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2008.2006334"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2003.819167"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/IMS3TW.2010.5503008"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2006.880034"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2009.2032585"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/CICC.2007.4405711"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/MC.2004.1274003"},{"key":"ref19","article-title":"BER-optimal ADCs for communication links","author":"lu","year":"2010","journal-title":"Proc IEEE Int Symp Circuits and Systems"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/CICC.2010.5617446"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/PROC.1981.12170"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.1989.572629"},{"key":"ref5","first-page":"143","author":"tarim","year":"2004","journal-title":"Robust low voltage low power analog MOS VLSI design Norwell"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/VLSIC.2004.1346637"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/CICC.2008.4672032"},{"key":"ref49","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.2006.320055"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/4.987096"},{"key":"ref46","first-page":"421","article-title":"Performance-Centering Optimization for System-Level Analog Design Exploration","author":"li","year":"2005","journal-title":"Proc IEEE\/ACM Int Conf Comput -Aided Design"},{"key":"ref45","doi-asserted-by":"crossref","first-page":"623","DOI":"10.1109\/TCAD.2009.2013996","article-title":"Regular analog\/RF integrated circuits design using optimization with recourse including ellipsoidal uncertainty","volume":"28","author":"xu","year":"2009","journal-title":"IEEE Trans Comput -Aided Design Integr Circuits Syst"},{"key":"ref48","doi-asserted-by":"publisher","DOI":"10.1007\/s10470-006-9067-8"},{"key":"ref47","article-title":"Mixed Signal Design Space Exploration through Analog Platforms","author":"de bernardinis","year":"2005","journal-title":"Proc IEEE\/ACM Design Automation Conf"},{"key":"ref42","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2008.917991"},{"key":"ref41","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2010.2055291"},{"key":"ref44","doi-asserted-by":"publisher","DOI":"10.1145\/1065579.1065746"},{"key":"ref43","doi-asserted-by":"publisher","DOI":"10.1017\/CBO9780511804441"}],"event":{"name":"2011 6th IEEE International Symposium on Industrial Embedded Systems (SIES)","location":"Vasteras, Sweden","start":{"date-parts":[[2011,6,15]]},"end":{"date-parts":[[2011,6,17]]}},"container-title":["2011 6th IEEE International Symposium on Industrial and Embedded Systems"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/5937480\/5953643\/05953662.pdf?arnumber=5953662","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,6,19]],"date-time":"2017-06-19T23:25:32Z","timestamp":1497914732000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/5953662\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2011,6]]},"references-count":54,"URL":"https:\/\/doi.org\/10.1109\/sies.2011.5953662","relation":{},"subject":[],"published":{"date-parts":[[2011,6]]}}}