{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,4]],"date-time":"2024-09-04T10:29:51Z","timestamp":1725445791554},"reference-count":19,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2012,6]]},"DOI":"10.1109\/sies.2012.6356596","type":"proceedings-article","created":{"date-parts":[[2012,12,1]],"date-time":"2012-12-01T02:14:21Z","timestamp":1354328061000},"page":"279-282","source":"Crossref","is-referenced-by-count":5,"title":["LISPARC: Using an architecture description language approach for modelling an adaptive processor microarchitecture"],"prefix":"10.1109","author":[{"given":"Carsten","family":"Tradowsky","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Florian","family":"Thoma","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Michael","family":"Hubner","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Jurgen","family":"Becker","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"19","doi-asserted-by":"publisher","DOI":"10.1109\/IPDPSW.2012.53"},{"journal-title":"Processor Designer Product Family Processor Design Guide [Online]","year":"2010","key":"17"},{"key":"18","doi-asserted-by":"publisher","DOI":"10.1109\/ReConFig.2011.30"},{"key":"15","doi-asserted-by":"publisher","DOI":"10.1145\/309847.310101"},{"key":"16","doi-asserted-by":"publisher","DOI":"10.1109\/ASPDAC.2002.994928"},{"key":"13","doi-asserted-by":"publisher","DOI":"10.1109\/VLSISP.1996.558311"},{"journal-title":"Computer Organization and Design The Hardware\/-software Interface","year":"2009","author":"patterson","key":"14"},{"key":"11","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2010.5456939"},{"key":"12","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-642-05356-6"},{"key":"3","doi-asserted-by":"publisher","DOI":"10.1109\/EDTC.1995.470354"},{"key":"2","doi-asserted-by":"publisher","DOI":"10.1145\/266021.266108"},{"journal-title":"Optimized ASIP Synthesis from Architecture Description Language Models","year":"2007","author":"schliebusch","key":"1"},{"key":"10","doi-asserted-by":"publisher","DOI":"10.1109\/FPL.2007.4380681"},{"key":"7","first-page":"225","article-title":"CHIMAERA: a high-performance architecture with a tightly-coupled reconfigurable functional unit","author":"ye","year":"2000","journal-title":"Proceedings of 27th International Symposium on Computer Architecture (IEEE Cat No RS00201) ISCA"},{"key":"6","doi-asserted-by":"publisher","DOI":"10.1007\/978-1-4757-4538-2"},{"key":"5","doi-asserted-by":"publisher","DOI":"10.1145\/307418.307549"},{"journal-title":"The MIMOLA Language Version 4 1","year":"1994","author":"xii","key":"4"},{"key":"9","doi-asserted-by":"publisher","DOI":"10.1145\/1142980.1142986"},{"key":"8","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2003.1253732"}],"event":{"name":"2012 7th IEEE International Symposium on Industrial Embedded Systems (SIES)","start":{"date-parts":[[2012,6,20]]},"location":"Karlsruhe, Germany","end":{"date-parts":[[2012,6,22]]}},"container-title":["7th IEEE International Symposium on Industrial Embedded Systems (SIES'12)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/6339458\/6356563\/06356596.pdf?arnumber=6356596","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,3,21]],"date-time":"2017-03-21T21:14:16Z","timestamp":1490130856000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/6356596\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2012,6]]},"references-count":19,"URL":"https:\/\/doi.org\/10.1109\/sies.2012.6356596","relation":{},"subject":[],"published":{"date-parts":[[2012,6]]}}}