{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,10,25]],"date-time":"2026-10-25T18:49:40Z","timestamp":1792954180362,"version":"4.5.0"},"reference-count":26,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2013,6]]},"DOI":"10.1109\/sies.2013.6601471","type":"proceedings-article","created":{"date-parts":[[2013,9,25]],"date-time":"2013-09-25T22:04:23Z","timestamp":1380146663000},"page":"59-67","source":"Crossref","is-referenced-by-count":3,"title":["Multi-ASIP platform synthesis for real-time applications"],"prefix":"10.1109","author":[{"given":"Laura","family":"Micconi","sequence":"first","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Deepak","family":"Gangadharan","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Paul","family":"Pop","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Jan","family":"Madsen","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]}],"member":"263","reference":[{"key":"19","year":"0","journal-title":"MAD MPEG audio decoder"},{"key":"17","doi-asserted-by":"publisher","DOI":"10.1109\/RTCSA.2005.12"},{"key":"18","first-page":"117","article-title":"Interactive presentation: An fpga design flow for reconfigurable network-based multi-processor systems on chip","author":"kumar","year":"2007","journal-title":"Proceedings of the conference on Design Automation and Test in Europe"},{"key":"15","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.2010.5653632"},{"key":"16","doi-asserted-by":"publisher","DOI":"10.1109\/CODES.2002.1003623"},{"key":"13","doi-asserted-by":"crossref","first-page":"204","DOI":"10.1007\/978-3-642-03138-0_22","article-title":"A generic design flow for application specific processor customization through instructionset extensions (ises)","volume":"5657","author":"karuri","year":"2009","journal-title":"Embedded Computer Systems Architectures Modeling and Simulation"},{"key":"14","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-540-70550-5_20"},{"key":"11","doi-asserted-by":"publisher","DOI":"10.1007\/978-1-4419-6778-7_8"},{"key":"12","doi-asserted-by":"crossref","first-page":"811","DOI":"10.1145\/1278480.1278682","article-title":"design methodology for pipelined heterogeneous multiprocessor system","author":"seng lin shee","year":"2007","journal-title":"2007 44th ACM\/IEEE Design Automation Conference DAC"},{"key":"21","author":"fisher","year":"0","journal-title":"VEX A VLIW Example"},{"key":"20","year":"0","journal-title":"Mamps Project Partitioned Jpeg Decoder Algorithm"},{"key":"22","doi-asserted-by":"publisher","DOI":"10.1109\/HCW.1997.581419"},{"key":"23","doi-asserted-by":"publisher","DOI":"10.1109\/54.386007"},{"key":"24","doi-asserted-by":"publisher","DOI":"10.1145\/344588.344618"},{"key":"25","author":"burke","year":"2005","journal-title":"Search Methodologies Introductory Tutorials in Optimization and Decision Support Techniques"},{"key":"26","year":"0","journal-title":"E3S Benchmark"},{"key":"3","doi-asserted-by":"publisher","DOI":"10.1145\/1450135.1450137"},{"key":"2","doi-asserted-by":"publisher","DOI":"10.1007\/s11554-007-0027-z"},{"key":"10","doi-asserted-by":"publisher","DOI":"10.1109\/ISOCC.2011.6138782"},{"key":"1","doi-asserted-by":"publisher","DOI":"10.1109\/ESTIMedia.2011.6088526"},{"key":"7","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2007.911337"},{"key":"6","doi-asserted-by":"publisher","DOI":"10.1145\/1151074.1151077"},{"key":"5","first-page":"76","article-title":"ASIP design methodologies: Survey and issues","author":"jain","year":"2001","journal-title":"Proceedings of the IEEE\/ACM International Conference on VLSI Design"},{"key":"4","doi-asserted-by":"publisher","DOI":"10.1109\/PDP.2011.55"},{"key":"9","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2008.2003164"},{"key":"8","doi-asserted-by":"publisher","DOI":"10.1145\/1367045.1367049"}],"event":{"name":"2013 8th IEEE International Symposium on Industrial Embedded Systems (SIES)","location":"Porto","start":{"date-parts":[[2013,6,19]]},"end":{"date-parts":[[2013,6,21]]}},"container-title":["2013 8th IEEE International Symposium on Industrial Embedded Systems (SIES)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/6589042\/6601457\/06601471.pdf?arnumber=6601471","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,6,21]],"date-time":"2017-06-21T22:34:16Z","timestamp":1498084456000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/6601471\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2013,6]]},"references-count":26,"URL":"https:\/\/doi.org\/10.1109\/sies.2013.6601471","relation":{},"subject":[],"published":{"date-parts":[[2013,6]]}}}