{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,10,30]],"date-time":"2024-10-30T13:51:34Z","timestamp":1730296294787,"version":"3.28.0"},"reference-count":13,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2014,6]]},"DOI":"10.1109\/sies.2014.6871195","type":"proceedings-article","created":{"date-parts":[[2014,8,18]],"date-time":"2014-08-18T21:02:39Z","timestamp":1408395759000},"page":"112-121","source":"Crossref","is-referenced-by-count":7,"title":["Task synthesis for latency-sensitive synchronous block diagram"],"prefix":"10.1109","author":[{"family":"Peng Deng","sequence":"first","affiliation":[]},{"family":"Qi Zhu","sequence":"additional","affiliation":[]},{"given":"Marco","family":"Di Natale","sequence":"additional","affiliation":[]},{"family":"Haibo Zeng","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"doi-asserted-by":"publisher","key":"13","DOI":"10.1007\/s00158-003-0368-6"},{"doi-asserted-by":"publisher","key":"11","DOI":"10.1109\/ETFA.2013.6648147"},{"doi-asserted-by":"publisher","key":"12","DOI":"10.1109\/RTSS.2006.44"},{"doi-asserted-by":"publisher","key":"3","DOI":"10.1109\/MCS.2003.1200240"},{"key":"2","article-title":"Compositionality in dataflow synchronous languages: Specification and code generation","author":"benveniste","year":"1997","journal-title":"Technical Report 3310 Irisa-Inria"},{"doi-asserted-by":"publisher","key":"1","DOI":"10.1109\/JPROC.2002.805826"},{"year":"0","journal-title":"The Mathworks Simulink and StateFlow User's Manuals","key":"10"},{"doi-asserted-by":"publisher","key":"7","DOI":"10.1145\/1403375.1403736"},{"key":"6","first-page":"169","article-title":"An esterel compiler for large controldominated systems","volume":"21","author":"edwards","year":"2002","journal-title":"IEEE TCAD"},{"doi-asserted-by":"publisher","key":"5","DOI":"10.1109\/HSC.1998.666245"},{"doi-asserted-by":"publisher","key":"4","DOI":"10.1109\/TII.2010.2072511"},{"doi-asserted-by":"publisher","key":"9","DOI":"10.1145\/1629335.1629365"},{"key":"8","article-title":"Modular code generation from synchronous block diagrams: Modularity vs. Code size","author":"lublinerman","year":"2009","journal-title":"Proc POPL"}],"event":{"name":"2014 9th IEEE International Symposium on Industrial Embedded Systems (SIES 2014)","start":{"date-parts":[[2014,6,18]]},"location":"Pisa","end":{"date-parts":[[2014,6,20]]}},"container-title":["Proceedings of the 9th IEEE International Symposium on Industrial Embedded Systems (SIES 2014)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/6867218\/6871170\/06871195.pdf?arnumber=6871195","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2020,10,14]],"date-time":"2020-10-14T15:24:29Z","timestamp":1602689069000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/6871195"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2014,6]]},"references-count":13,"URL":"https:\/\/doi.org\/10.1109\/sies.2014.6871195","relation":{},"subject":[],"published":{"date-parts":[[2014,6]]}}}