{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,1,21]],"date-time":"2026-01-21T12:22:05Z","timestamp":1768998125174,"version":"3.49.0"},"reference-count":9,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2015,6]]},"DOI":"10.1109\/sies.2015.7185055","type":"proceedings-article","created":{"date-parts":[[2015,8,13]],"date-time":"2015-08-13T22:55:14Z","timestamp":1439506514000},"page":"1-4","source":"Crossref","is-referenced-by-count":37,"title":["SMT-based synthesis of TTEthernet schedules: A performance study"],"prefix":"10.1109","author":[{"given":"Francisco","family":"Pozo","sequence":"first","affiliation":[]},{"given":"Guillermo","family":"Rodriguez-Navas","sequence":"additional","affiliation":[]},{"given":"Hans","family":"Hansson","sequence":"additional","affiliation":[]},{"given":"Wilfried","family":"Steiner","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1145\/1995376.1995394"},{"key":"ref3","doi-asserted-by":"crossref","first-page":"441","DOI":"10.1007\/978-3-642-22110-1_35","article-title":"Synthesizing Cyber-Physical Architectural Models with Real-Time Constraints","author":"hang","year":"2011","journal-title":"Computer Aided Verification"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1007\/BF02341919"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/RTSS.2010.25"},{"key":"ref8","doi-asserted-by":"crossref","first-page":"23","DOI":"10.1007\/978-3-642-10452-7_3","article-title":"Satisfiability Modulo Theories: An Appetizer","author":"de moura","year":"2009","journal-title":"Formal Methods Foundations and Applications"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/REAL.2001.990592"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/32.637388"},{"key":"ref9","first-page":"737","article-title":"Yices 2.2","author":"dutertre","year":"2014","journal-title":"Computer Aided Verification"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/JPROC.2002.805821"}],"event":{"name":"2015 10th IEEE International Symposium on Industrial Embedded Systems (SIES)","location":"Siegen, Germany","start":{"date-parts":[[2015,6,8]]},"end":{"date-parts":[[2015,6,10]]}},"container-title":["10th IEEE International Symposium on Industrial Embedded Systems (SIES)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/7164234\/7185026\/07185055.pdf?arnumber=7185055","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2020,10,14]],"date-time":"2020-10-14T14:49:11Z","timestamp":1602686951000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/7185055"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2015,6]]},"references-count":9,"URL":"https:\/\/doi.org\/10.1109\/sies.2015.7185055","relation":{},"subject":[],"published":{"date-parts":[[2015,6]]}}}