{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,10,23]],"date-time":"2024-10-23T00:42:47Z","timestamp":1729644167219,"version":"3.28.0"},"reference-count":20,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2016,5]]},"DOI":"10.1109\/sies.2016.7509424","type":"proceedings-article","created":{"date-parts":[[2016,7,14]],"date-time":"2016-07-14T21:41:34Z","timestamp":1468532494000},"page":"1-6","source":"Crossref","is-referenced-by-count":0,"title":["Automated FPGA implementations of BIP designs"],"prefix":"10.1109","author":[{"given":"Maya H.","family":"Safieddine","sequence":"first","affiliation":[]},{"given":"Fadi A.","family":"Zaraket","sequence":"additional","affiliation":[]},{"given":"Mohamad","family":"Jaber","sequence":"additional","affiliation":[]},{"given":"Rouwaida","family":"Kanj","sequence":"additional","affiliation":[]},{"given":"Mazen A. R.","family":"Saghir","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/SOCC.2006.283880"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-540-71774-4_13"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1145\/2435227.2435245"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2006.244092"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1145\/2254064.2254072"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/MSP.2009.934111"},{"key":"ref16","article-title":"From high-level modeling towards efficient and trustworthy circuits","volume":"8146","author":"jaber","year":"2014","journal-title":"CoRR abs\/1409"},{"key":"ref17","first-page":"75","article-title":"systemc - a modeling platform supporting multiple design abstractions","author":"panda","year":"2001","journal-title":"International Symposium on System Synthesis (IEEE Cat No 01EX526) ISSS-01"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/ISQED.2015.7085449"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1109\/SIES.2010.5551374"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/MS.2011.27"},{"journal-title":"Altera","article-title":"Altera SDK for OpenCL Programming Guide","year":"0","key":"ref3"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/MEMCOD.2011.5970506"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-642-20398-5_32"},{"year":"0","author":"chen","key":"ref8"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/TII.2010.2069102"},{"year":"0","key":"ref2"},{"year":"0","key":"ref1"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-642-01648-6_2"},{"journal-title":"Vivado Design Suite User Guide High-Level Synthesis","year":"0","key":"ref20"}],"event":{"name":"2016 11th IEEE Symposium on Industrial Embedded Systems (SIES)","start":{"date-parts":[[2016,5,23]]},"location":"Krakow, Poland","end":{"date-parts":[[2016,5,25]]}},"container-title":["2016 11th IEEE Symposium on Industrial Embedded Systems (SIES)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/7504669\/7509398\/07509424.pdf?arnumber=7509424","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2020,10,14]],"date-time":"2020-10-14T15:44:06Z","timestamp":1602690246000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/7509424"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2016,5]]},"references-count":20,"URL":"https:\/\/doi.org\/10.1109\/sies.2016.7509424","relation":{},"subject":[],"published":{"date-parts":[[2016,5]]}}}