{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,3]],"date-time":"2024-09-03T23:58:36Z","timestamp":1725407916614},"reference-count":11,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2016,5]]},"DOI":"10.1109\/sies.2016.7509432","type":"proceedings-article","created":{"date-parts":[[2016,7,14]],"date-time":"2016-07-14T21:41:34Z","timestamp":1468532494000},"page":"1-4","source":"Crossref","is-referenced-by-count":0,"title":["Improving instruction accurate simulation for parallel automotive applications"],"prefix":"10.1109","author":[{"given":"Dominik","family":"Schoenwetter","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Alexander","family":"Ditter","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Dietmar","family":"Fey","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Ralph","family":"Mader","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref4","doi-asserted-by":"crossref","first-page":"350","DOI":"10.1109\/ISCA.2004.1310787","article-title":"Control flow modeling in statistical simulation for accurate and efficient processor design studies","author":"eeckhout","year":"2004","journal-title":"Computer Architecture 2004 Proceedings 31st Annual International Symposium on"},{"key":"ref3","article-title":"Are Cycle Accurate Simulations a Waste of Time?","author":"weaver","year":"2008","journal-title":"Proc 7th Workshop on Duplicating Deconstructing and Debunking"},{"journal-title":"Description of Altera Cyclone V SoC","year":"2016","key":"ref10"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/SBAC-PAD.2010.37"},{"journal-title":"Official NAS Parallel Benchmarks Website","year":"2016","author":"hardman","key":"ref11"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2009.77"},{"journal-title":"OVP Guide to Using Processor Models","year":"2015","key":"ref8"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1145\/2063384.2063454"},{"journal-title":"Official NVIDIA DRIVE PX Website","year":"2016","key":"ref2"},{"journal-title":"Cyclone V SoC Development Kit User Guide","year":"2016","key":"ref9"},{"journal-title":"Official NVIDIA Tegra X1 Website","year":"2016","key":"ref1"}],"event":{"name":"2016 11th IEEE Symposium on Industrial Embedded Systems (SIES)","start":{"date-parts":[[2016,5,23]]},"location":"Krakow, Poland","end":{"date-parts":[[2016,5,25]]}},"container-title":["2016 11th IEEE Symposium on Industrial Embedded Systems (SIES)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/7504669\/7509398\/07509432.pdf?arnumber=7509432","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2020,10,14]],"date-time":"2020-10-14T15:44:32Z","timestamp":1602690272000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/7509432"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2016,5]]},"references-count":11,"URL":"https:\/\/doi.org\/10.1109\/sies.2016.7509432","relation":{},"subject":[],"published":{"date-parts":[[2016,5]]}}}