{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,8]],"date-time":"2024-09-08T05:49:19Z","timestamp":1725774559243},"reference-count":43,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2016,5]]},"DOI":"10.1109\/sies.2016.7509441","type":"proceedings-article","created":{"date-parts":[[2016,7,14]],"date-time":"2016-07-14T21:41:34Z","timestamp":1468532494000},"page":"1-8","source":"Crossref","is-referenced-by-count":0,"title":["Data Bus Slicing for Contention-Free Multicore Real-Time Memory Systems"],"prefix":"10.1109","author":[{"given":"Javier","family":"Jalle","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Eduardo","family":"Quinones","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Jaume","family":"Abella","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Luca","family":"Fossati","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Marco","family":"Zulianello","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Francisco J.","family":"Cazorla","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref39","doi-asserted-by":"publisher","DOI":"10.1145\/1105734.1105748"},{"key":"ref38","doi-asserted-by":"publisher","DOI":"10.1109\/RTSS.2007.47"},{"key":"ref33","article-title":"Towards composable timing for real-time software","author":"puschner","year":"2009","journal-title":"STFSSD"},{"journal-title":"Characterization of the EEMBC Benchmark Suite","year":"2007","author":"poovey","key":"ref32"},{"key":"ref31","doi-asserted-by":"publisher","DOI":"10.1109\/RTSS.2013.44"},{"key":"ref30","article-title":"System impact of distributed multi core systems","author":"patte","year":"2011","journal-title":"Technical Report ESTEC Contract 4200023100"},{"year":"2003","key":"ref37"},{"year":"2013","key":"ref36"},{"key":"ref35","doi-asserted-by":"publisher","DOI":"10.1145\/339647.339668"},{"key":"ref34","doi-asserted-by":"publisher","DOI":"10.1145\/2039370.2039388"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.7873\/DATE.2013.118"},{"key":"ref40","doi-asserted-by":"publisher","DOI":"10.1109\/ICCD.2006.4380850"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/CODES-ISSS.2013.6658989"},{"key":"ref12","article-title":"Towards compositionality in execution time analysis-definition and challenges","author":"hahn","year":"2013","journal-title":"CRTS"},{"journal-title":"Considerations for designing an embedded intel architecture system with system memory down (white paper)","year":"2009","author":"hibler","key":"ref13"},{"journal-title":"AURIX Safety Joins Performance","year":"0","key":"ref14"},{"key":"ref15","article-title":"User cases: Active debris removal","author":"innocenti","year":"2013","journal-title":"ADCSS ESA"},{"journal-title":"Intel quark soc x1000 platform DDR3 dual rank memory down board layout guide (white paper)","year":"2014","key":"ref16"},{"journal-title":"Memory Systems Cache DRAM Disk","year":"2007","author":"jacob","key":"ref17"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/RTSS.2014.23"},{"key":"ref19","article-title":"The H2RG infrared detector: introduction and results of data processing on different platforms","author":"jung","year":"2012","journal-title":"Tech Rep ESA"},{"key":"ref28","doi-asserted-by":"publisher","DOI":"10.1145\/1555754.1555764"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1145\/1289816.1289877"},{"key":"ref27","doi-asserted-by":"publisher","DOI":"10.1109\/LES.2010.2041634"},{"key":"ref3","doi-asserted-by":"crossref","DOI":"10.1109\/L-CA.2008.13","article-title":"Multicore dimm: An energy efficient memory module with independently controlled drams","author":"ahn","year":"2009","journal-title":"IEEE Comput Archit Lett"},{"key":"ref6","article-title":"Time and Space Partitioning the EagleEye Reference Mission","author":"bos","year":"2013","journal-title":"DASIA"},{"key":"ref29","doi-asserted-by":"crossref","DOI":"10.1145\/2435227.2435260","article-title":"Timing effects of DDR memory systems in hard realtime multicore architectures: Issues and solutions","author":"paolieri","year":"2013","journal-title":"ACM TECS"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1007\/s11241-011-9129-6"},{"year":"2015","key":"ref8"},{"key":"ref7","article-title":"Embedded systems at thales: the artemis challenges for an industrial group","author":"edelin","year":"2009","journal-title":"ArtistShare"},{"journal-title":"Quad Core LEON4 SPARC V8 Processor - LEON4 - NGMP - DRAFT - Data Sheet and Users Manual","year":"2013","author":"gaisler","key":"ref2"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.7873\/DATE.2013.270"},{"journal-title":"LEON4-N2X Data Sheet","year":"2013","key":"ref1"},{"journal-title":"MPPA 256-Many-core Processors","year":"2013","key":"ref20"},{"journal-title":"KVR667D255\/2G Datasheet","year":"2011","key":"ref22"},{"key":"ref21","article-title":"Bounding memory interference delay in cots-based multicore systems","author":"kim","year":"2014","journal-title":"RTAS"},{"key":"ref42","doi-asserted-by":"publisher","DOI":"10.1145\/1347375.1347389"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1145\/2370816.2370869"},{"key":"ref41","article-title":"NASA Study on Flight Software Complexity","author":"west","year":"2009","journal-title":"Final Report Technical report NASA"},{"key":"ref23","article-title":"Roc: A rank-switching, open-row DRAM controller for time-predictable systems","author":"krishnapillai","year":"2014","journal-title":"ECRTS"},{"key":"ref26","article-title":"Parallel many-core avionics systems","author":"panic","year":"2014","journal-title":"EMSOFT"},{"key":"ref43","doi-asserted-by":"publisher","DOI":"10.1145\/2000064.2000100"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.1109\/ECRTS.2014.20"}],"event":{"name":"2016 11th IEEE Symposium on Industrial Embedded Systems (SIES)","start":{"date-parts":[[2016,5,23]]},"location":"Krakow, Poland","end":{"date-parts":[[2016,5,25]]}},"container-title":["2016 11th IEEE Symposium on Industrial Embedded Systems (SIES)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/7504669\/7509398\/07509441.pdf?arnumber=7509441","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2024,6,18]],"date-time":"2024-06-18T07:05:14Z","timestamp":1718694314000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/7509441"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2016,5]]},"references-count":43,"URL":"https:\/\/doi.org\/10.1109\/sies.2016.7509441","relation":{},"subject":[],"published":{"date-parts":[[2016,5]]}}}