{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,10,30]],"date-time":"2024-10-30T13:51:52Z","timestamp":1730296312222,"version":"3.28.0"},"reference-count":19,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2017,6]]},"DOI":"10.1109\/sies.2017.7993375","type":"proceedings-article","created":{"date-parts":[[2017,8,3]],"date-time":"2017-08-03T20:23:50Z","timestamp":1501791830000},"page":"1-4","source":"Crossref","is-referenced-by-count":1,"title":["Towards virtual prototyping of synchronous real-time systems on noc-based MPSoCs"],"prefix":"10.1109","author":[{"given":"Razi","family":"Seyyedi","sequence":"first","affiliation":[]},{"given":"Mt","family":"Mohammadat","sequence":"additional","affiliation":[]},{"given":"Maher","family":"Fakih","sequence":"additional","affiliation":[]},{"given":"Kim","family":"Gruttner","sequence":"additional","affiliation":[]},{"given":"Johnny","family":"Oberg","sequence":"additional","affiliation":[]},{"given":"Duncan","family":"Graham","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref10","article-title":"NIRGAM: a simulator for NoC interconnect routing and application modeling","author":"lavina","year":"2007","journal-title":"Design Automation and Test in Europe Conference"},{"journal-title":"Noxim Network-on-chip simulator","year":"2008","author":"fabrizio","key":"ref11"},{"key":"ref12","article-title":"A detailed and flexible cycle-accurate network-on-chip simulator","author":"nan","year":"2013","journal-title":"Performance Analysis of Systems and Software (ISPASS) 2013 IEEE International Symposium on"},{"key":"ref13","article-title":"Hnocs: Modular open-source simulator for heterogeneous nocs","author":"yaniv","year":"2012","journal-title":"Embedded Computer Systems (SAMOS) 2012 International Conference on"},{"key":"ref14","article-title":"Mpsocbench: A toolset for mpsoc system level evaluation","author":"liana","year":"2014","journal-title":"Embedded Computer Systems Architectures Modeling and Simulation (SAMOS XIV) 2014 International Conference on"},{"key":"ref15","article-title":"MC-Sim: An efficient simulation tool for MPSoC designs","author":"jason","year":"2008","journal-title":"Proceedings of the 2008 IEEE\/ACM International Conference on Computer-Aided Design"},{"key":"ref16","first-page":"6","author":"jose","year":"2005","journal-title":"SESC Simulator"},{"key":"ref17","first-page":"169","article-title":"Mparm: Exploring the multi-processor soc design space with systemc","volume":"2","author":"luca","year":"2005","journal-title":"The Journal of VLSI Signal Processing"},{"key":"ref18","article-title":"Fast energy evaluation of embedded applications for many-core systems","author":"felipe","year":"2014","journal-title":"2014 24th International Workshop on Power and Timing Modeling Optimization and Simulation (PATMOS) PATMOS"},{"journal-title":"Power and Execution Time Measurement Methodology for SDF Applications on FPGA-based MPSoCs","year":"2017","author":"christof","key":"ref19"},{"key":"ref4","article-title":"Network on chip: An architecture for billion transistor era","author":"mikael","year":"2004","journal-title":"Design Automation & Test in Europe Conference & Exhibition (DATE"},{"key":"ref3","article-title":"The Nostrum Backbone - a Communication Protocol Stack for Networks on Chip","author":"mikael","year":"2004","journal-title":"Proc 17th Int Conf VLSI Design (VLSID04)"},{"key":"ref6","article-title":"The HeartBeat model: A platform abstraction enabling fast prototyping of real-time applications on NoC-based MPSoC on FPGA","author":"francesco","year":"2013","journal-title":"2013 8th International Workshop on Reconfigurable and Communication-Centric Systems-on-Chip (ReCoSoC) ReCoSoC"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/43.736561"},{"key":"ref8","article-title":"MPSoCSim: An extended OVP simulator for modeling and evaluation of network-on-chip based heterogeneous MPSoCs","author":"philipp","year":"2015","journal-title":"Embedded Computer Systems Architectures Modeling and Simulation (SAMOS) 2015 International Conference on"},{"key":"ref7","article-title":"A quasi-cycle accurate timing model for binary translation based instruction set simulators","author":"soeren","year":"2016","journal-title":"Embedded Computer Systems Architectures Modeling and Simulation (SAMOS) 2016 International Conference on"},{"journal-title":"Open Virtual Platforms (OVP) website","year":"0","key":"ref2"},{"key":"ref1","article-title":"Network on chip: An architecture for billion transistor era","author":"ahmed","year":"2000","journal-title":"Proceeding of the IEEE NorChip Conference"},{"key":"ref9","article-title":"MPSoCSim extension: An OVP Simulator for the Evaluation of Cluster-based Multi and Many-core architectures","author":"maria m\u00e9ndez","year":"2016","journal-title":"Proc of the 4th Workshop on Virtual Prototyping of Parallel and Embedded Systems (ViPES) as part of the International Conference on Embedded Computer Systems Architectures Modeling and Simulation (SAMOS XVI)"}],"event":{"name":"2017 12th IEEE International Symposium on Industrial Embedded Systems (SIES)","start":{"date-parts":[[2017,6,14]]},"location":"Toulouse, France","end":{"date-parts":[[2017,6,16]]}},"container-title":["2017 12th IEEE International Symposium on Industrial Embedded Systems (SIES)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/7992954\/7993372\/07993375.pdf?arnumber=7993375","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,8,23]],"date-time":"2017-08-23T23:46:56Z","timestamp":1503532016000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/7993375\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2017,6]]},"references-count":19,"URL":"https:\/\/doi.org\/10.1109\/sies.2017.7993375","relation":{},"subject":[],"published":{"date-parts":[[2017,6]]}}}