{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,1,30]],"date-time":"2026-01-30T13:46:40Z","timestamp":1769780800624,"version":"3.49.0"},"reference-count":29,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2017,6]]},"DOI":"10.1109\/sies.2017.7993376","type":"proceedings-article","created":{"date-parts":[[2018,3,12]],"date-time":"2018-03-12T17:51:44Z","timestamp":1520877104000},"page":"1-8","source":"Crossref","is-referenced-by-count":20,"title":["On the tailoring of CAST-32A certification guidance to real COTS multicore architectures"],"prefix":"10.1109","author":[{"given":"Irune","family":"Agirre","sequence":"first","affiliation":[]},{"given":"Jaume","family":"Abella","sequence":"additional","affiliation":[]},{"given":"Mikel","family":"Azkarate-Askasua","sequence":"additional","affiliation":[]},{"given":"Francisco J.","family":"Cazorla","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/EDCC.2012.27"},{"key":"ref11","article-title":"Partitioning in Avionics Architectures: Requirements, Mechanisms, and Assurance","author":"john","year":"1999","journal-title":"NASA Langley Technical Report"},{"key":"ref12","year":"2010","journal-title":"Functional safety of electrical\/electronic\/programmable electronic safety-related systems"},{"key":"ref13","article-title":"Certification memorandum - development assurance of airborne electronic hardware","year":"2012","journal-title":"Tech Rep"},{"key":"ref14","article-title":"Multi-core Processors - Position Paper","year":"2014","journal-title":"CAST-32 Tech Rep"},{"key":"ref15","article-title":"Bounding Resource Contention Interference in the Next-Generation Microprocessor (NGMP)","author":"jalle","year":"2016","journal-title":"Erts"},{"key":"ref16","article-title":"AHRB: A high-performance time-composable AMBA AHB bus","year":"2014","journal-title":"RTAS"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/RTAS.2016.7461361"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1145\/2744769.2744901"},{"key":"ref19","first-page":"31","volume":"4147","author":"kopetz","year":"2006","journal-title":"On the Fault Hypothesis for A Safety-Critical Real-Time System Ser Lecture Notes in Computer Science"},{"key":"ref28","doi-asserted-by":"publisher","DOI":"10.1145\/1347375.1347389"},{"key":"ref4","article-title":"Contention in multicore hardware shared resources: Understanding of the state of the art","author":"fern\u00e1ndez","year":"2014","journal-title":"WCET"},{"key":"ref27","article-title":"Measurement-based worst-case execution time analysis","year":"2005","journal-title":"SEUS Workshop"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/DSD.2015.100"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/DSD.2012.126"},{"key":"ref29","article-title":"Using monitors to predict co-running safety-critical hard real-time benchmark behavior","author":"girbal","year":"2014","journal-title":"ICITES"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1145\/1555754.1555764"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/ECRTS.2016.14"},{"key":"ref7","article-title":"Parallel real-time tasks, as viewed by WCET analysis and task scheduling approaches","author":"rochange","year":"2016","journal-title":"WCET Workshop"},{"key":"ref2","article-title":"NXP Semiconductors","year":"0","journal-title":"P4 Series P4080 Multicore Processor"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/ECRTS.2014.20"},{"key":"ref1","article-title":"Multi-core Processors - Position Paper","year":"2016","journal-title":"CAST-32A Tech Rep"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1145\/2380356.2380389"},{"key":"ref22","author":"bost","year":"2013","journal-title":"Hardware Support for Robust Partitioning in Freescale QorIQ Multicore SoCs (P4080 and derivatives) White Paper"},{"key":"ref21","article-title":"Studying co-running avionic real-time applications on multi-core COTS architectures","author":"bin","year":"2014","journal-title":"Erts"},{"key":"ref24","article-title":"ARINC 653 and multi-core microprocessors-considerations and potential impacts","author":"huyck","year":"2013","journal-title":"DASC"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.4271\/2009-01-3261"},{"key":"ref26","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-540-88479-8_30"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.1109\/HPCC.2012.212"}],"event":{"name":"2017 12th IEEE International Symposium on Industrial Embedded Systems (SIES)","location":"Toulouse","start":{"date-parts":[[2017,6,14]]},"end":{"date-parts":[[2017,6,16]]}},"container-title":["2017 12th IEEE International Symposium on Industrial Embedded Systems (SIES)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/7992954\/7993372\/07993376.pdf?arnumber=7993376","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2020,2,3]],"date-time":"2020-02-03T00:09:25Z","timestamp":1580688565000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/7993376\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2017,6]]},"references-count":29,"URL":"https:\/\/doi.org\/10.1109\/sies.2017.7993376","relation":{},"subject":[],"published":{"date-parts":[[2017,6]]}}}