{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,6]],"date-time":"2024-09-06T20:34:25Z","timestamp":1725654865108},"reference-count":18,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2018,6]]},"DOI":"10.1109\/sies.2018.8442079","type":"proceedings-article","created":{"date-parts":[[2018,8,23]],"date-time":"2018-08-23T18:10:52Z","timestamp":1535047852000},"page":"1-9","source":"Crossref","is-referenced-by-count":5,"title":["Effects of Concurrent Access to Embedded Multicore Microcontrollers with Hard Real-Time Demands"],"prefix":"10.1109","author":[{"given":"Philipp","family":"Jungklass","sequence":"first","affiliation":[]},{"given":"Mladen","family":"Berekovic","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1145\/2039370.2039384"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-642-24349-3_5"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/ISORC.2014.30"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1145\/3015037.3015047"},{"journal-title":"Cyber Physical Systems Design Challenges Tech rep UCB\/EECS-2008&#x2013;8 EECS Department University of California Berkeley","year":"2008","author":"lee","key":"ref14"},{"journal-title":"Infineon Technologies AG","article-title":"TriCore TC1.6.2 Core Architecture","year":"2015","key":"ref15"},{"journal-title":"Infineon Technologies AG","article-title":"TriCore TC1.6P & TC1.6E Core Architecture","year":"2012","key":"ref16"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2015.2500572"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1007\/s11241-012-9158-9"},{"journal-title":"Infineon Technologies AG","article-title":"AURIX TC3xx Target Specification V2.0.1","year":"2016","key":"ref4"},{"journal-title":"Infineon Technologies AG","article-title":"AURIX TC29x B-Step User's Manual V1.3","year":"2014","key":"ref3"},{"key":"ref6","article-title":"Warp 3 zwischen allen Kernen - Entwicklung einer schnellen und sicheren Multicore-RTE","author":"barth","year":"2016","journal-title":"Tagungsband Embedded Software Engineering Kongress 2016"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1145\/581888.581891"},{"key":"ref8","first-page":"45","article-title":"Real-time Cache Management Framework for Multi-core Architectures","author":"caccamo","year":"2013","journal-title":"Proceedings of the 2013 IEEE 19th Real-Time and Embedded Technology and Applications Symposium (RTAS)"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-8348-2151-5"},{"journal-title":"Infineon Technologies AG","article-title":"AURIX TC27&#x00D7; C-Step User's Manual V2.2","year":"2014","key":"ref2"},{"key":"ref1","article-title":"AURIX - Programming close to hardware for best performance","author":"ashok","year":"2017","journal-title":"Embedded Multi-Core Conference"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-658-14634-4"}],"event":{"name":"2018 IEEE 13th International Symposium on Industrial Embedded Systems (SIES)","start":{"date-parts":[[2018,6,6]]},"location":"Graz","end":{"date-parts":[[2018,6,8]]}},"container-title":["2018 IEEE 13th International Symposium on Industrial Embedded Systems (SIES)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/8410983\/8442074\/08442079.pdf?arnumber=8442079","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2019,6,17]],"date-time":"2019-06-17T20:31:33Z","timestamp":1560803493000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/8442079\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2018,6]]},"references-count":18,"URL":"https:\/\/doi.org\/10.1109\/sies.2018.8442079","relation":{},"subject":[],"published":{"date-parts":[[2018,6]]}}}