{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,10,30]],"date-time":"2024-10-30T13:52:03Z","timestamp":1730296323768,"version":"3.28.0"},"reference-count":25,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2018,6]]},"DOI":"10.1109\/sies.2018.8442094","type":"proceedings-article","created":{"date-parts":[[2018,8,23]],"date-time":"2018-08-23T18:10:52Z","timestamp":1535047852000},"page":"1-10","source":"Crossref","is-referenced-by-count":6,"title":["A SimEvents Model for the Analysis of Scheduling and Memory Access Delays in Multicores"],"prefix":"10.1109","author":[{"given":"Caroline","family":"Brandberg","sequence":"first","affiliation":[]},{"given":"Marco","family":"Di Natale","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"doi-asserted-by":"publisher","key":"ref10","DOI":"10.1109\/TCST.2010.2053205"},{"key":"ref11","first-page":"21","article-title":"Yartiss: A tool to visualize, test, compare and evaluate real-time scheduling algorithms","author":"chandarli","year":"2012","journal-title":"Proceedings of the 3rd International Workshop on Analysis Tools and Methodologies for Embedded and Real-time Systems"},{"doi-asserted-by":"publisher","key":"ref12","DOI":"10.1145\/2695664.2695876"},{"doi-asserted-by":"publisher","key":"ref13","DOI":"10.1109\/ISORC.2002.1003788"},{"year":"2007","author":"group","journal-title":"Modeling and Analysis of Real-time and Embedded Systems (MARTE)","key":"ref14"},{"key":"ref15","article-title":"FMTV 2016 verification challenge","author":"hamann","year":"2016","journal-title":"Inf Process Lett"},{"doi-asserted-by":"publisher","key":"ref16","DOI":"10.1007\/978-3-642-24349-3_5"},{"key":"ref17","first-page":"11","article-title":"Simulating a multicore scheduler of realtime control systems in simulink","author":"li","year":"2016","journal-title":"Proceedings of the Summer Computer Simulation Conference"},{"doi-asserted-by":"publisher","key":"ref18","DOI":"10.1007\/s11241-012-9174-9"},{"year":"2017","author":"works","journal-title":"SimEvents-Getting Started Guide R2012a","key":"ref19"},{"doi-asserted-by":"publisher","key":"ref4","DOI":"10.1002\/spe.4380240603"},{"year":"2011","author":"johan astrom","journal-title":"Computer-Controlled Systems Theory and Design","key":"ref3"},{"year":"2005","author":"boland","journal-title":"Using MATLAB and Simulink in a SystemC verification environment","key":"ref6"},{"doi-asserted-by":"publisher","key":"ref5","DOI":"10.1109\/RTAS.2018.00032"},{"key":"ref8","first-page":"16","article-title":"How does control timing affect performance? Analysis and simulation of timing using Jitterbug and TrueTime","volume":"23 3","author":"cervin","year":"2003","journal-title":"IEEE Control Systems"},{"doi-asserted-by":"publisher","key":"ref7","DOI":"10.1109\/BMAS.2006.283461"},{"doi-asserted-by":"publisher","key":"ref2","DOI":"10.1109\/RTSS.2013.37"},{"key":"ref9","first-page":"16","article-title":"How does control timing affect performance?","volume":"23 3","author":"cervin","year":"2003","journal-title":"IEEE Control Systems Magazine"},{"key":"ref1","volume":"4 3 1","author":"autosar","year":"2017","journal-title":"Specification of RTE Software AUTOSAR CP Release"},{"doi-asserted-by":"publisher","key":"ref20","DOI":"10.1109\/ISORC.2012.11"},{"key":"ref22","first-page":"644","article-title":"SystemC hardware-software design and simulation platform based on AMBA bus","author":"pulka","year":"2011","journal-title":"Proceedings of the 18th International Conference Mixed Design of Integrated Circuits and Systems - MIXDES 2011 MIXDES"},{"doi-asserted-by":"publisher","key":"ref21","DOI":"10.23919\/DATE.2017.7927091"},{"doi-asserted-by":"publisher","key":"ref24","DOI":"10.1109\/ETFA.2010.5641179"},{"key":"ref23","doi-asserted-by":"crossref","first-page":"1","DOI":"10.1145\/1046191.1032298","article-title":"Cheddar: a flexible real time scheduling framework","volume":"24","author":"singhoff","year":"2004","journal-title":"ACM SIGAda Ada Letters"},{"key":"ref25","article-title":"Improving the size of communication buffers in synchronous models with time constraints","author":"wang","year":"2009","journal-title":"IEEE Transactions on Industrial Informatics"}],"event":{"name":"2018 IEEE 13th International Symposium on Industrial Embedded Systems (SIES)","start":{"date-parts":[[2018,6,6]]},"location":"Graz","end":{"date-parts":[[2018,6,8]]}},"container-title":["2018 IEEE 13th International Symposium on Industrial Embedded Systems (SIES)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/8410983\/8442074\/08442094.pdf?arnumber=8442094","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,1,26]],"date-time":"2022-01-26T11:09:21Z","timestamp":1643195361000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/8442094\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2018,6]]},"references-count":25,"URL":"https:\/\/doi.org\/10.1109\/sies.2018.8442094","relation":{},"subject":[],"published":{"date-parts":[[2018,6]]}}}