{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,11,28]],"date-time":"2025-11-28T12:08:31Z","timestamp":1764331711437,"version":"3.28.0"},"reference-count":14,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2007,10]]},"DOI":"10.1109\/sips.2007.4387533","type":"proceedings-article","created":{"date-parts":[[2007,11,21]],"date-time":"2007-11-21T11:31:17Z","timestamp":1195644677000},"page":"136-141","source":"Crossref","is-referenced-by-count":3,"title":["Low Power Multipliers Using Enhenced Row Bypassing Schemes"],"prefix":"10.1109","author":[{"given":"Yin-Tsung","family":"Hwang","sequence":"first","affiliation":[]},{"given":"Jin-Fa","family":"Lin","sequence":"additional","affiliation":[]},{"given":"Ming-Hwa","family":"Sheu","sequence":"additional","affiliation":[]},{"given":"Chia-Jen","family":"Sheu","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/APCCAS.2002.1115097"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1049\/el:20050464"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/ISCAS.2006.1692877"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/4.597298"},{"journal-title":"Principles of CMOS VLSI Design A System Perspective","year":"1993","author":"weste","key":"ref14"},{"key":"ref4","doi-asserted-by":"crossref","first-page":"473","DOI":"10.1109\/4.126534","article-title":"Low-power CMOS digital design","volume":"27","author":"chandrakasan","year":"1992","journal-title":"IEEE J Solid-State Circuits"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/4.839918"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/92.748208"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/IWV.2001.923154"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2004.840765"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/LPE.1995.482454"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/4.364439"},{"key":"ref9","doi-asserted-by":"crossref","first-page":"286","DOI":"10.1109\/ASIC.1999.806521","article-title":"Low power parallel multiplier design for DSP applications through coefficient optimization","author":"hong","year":"1999","journal-title":"12th Annu IEEE Int ASIC\/SOC Conf"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/4.52161"}],"event":{"name":"2007 IEEE Workshop on Signal Processing Systems","start":{"date-parts":[[2007,10,17]]},"location":"Shanghai, China","end":{"date-parts":[[2007,10,19]]}},"container-title":["2007 IEEE Workshop on Signal Processing Systems"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/4387497\/4387498\/04387533.pdf?arnumber=4387533","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2019,5,4]],"date-time":"2019-05-04T18:52:20Z","timestamp":1556995940000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/4387533\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2007,10]]},"references-count":14,"URL":"https:\/\/doi.org\/10.1109\/sips.2007.4387533","relation":{},"ISSN":["1520-6130"],"issn-type":[{"type":"print","value":"1520-6130"}],"subject":[],"published":{"date-parts":[[2007,10]]}}}