{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,4]],"date-time":"2024-09-04T23:40:41Z","timestamp":1725493241578},"reference-count":18,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2007,10]]},"DOI":"10.1109\/sips.2007.4387584","type":"proceedings-article","created":{"date-parts":[[2007,11,21]],"date-time":"2007-11-21T16:31:17Z","timestamp":1195662677000},"page":"418-423","source":"Crossref","is-referenced-by-count":0,"title":["Rapid Abstract Control Model for Signal Processing Implementation"],"prefix":"10.1109","author":[{"given":"Kannan","family":"Gaddam","sequence":"first","affiliation":[]},{"given":"Nitin","family":"Chandrachoodan","sequence":"additional","affiliation":[]},{"given":"S","family":"Srinivasan","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref10","first-page":"899","article-title":"Exploring trade-offs in buffer requirements and throughput constraints for conference Design graphs","author":"stuijk","year":"2006","journal-title":"Proc of the 43rd annualconference on Design automation"},{"journal-title":"Simulink","year":"0","key":"ref11"},{"key":"ref12","first-page":"19","article-title":"Transaction level modeling: an overview","author":"cai","year":"2003","journal-title":"Hardware\/Software Codesign and System Synthesis 2003 First IEEE\/ACM\/IFIP International Conference on"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/83.557356"},{"key":"ref14","article-title":"Single Scale Retinex using Digital Signal Processors","author":"hines","year":"2004","journal-title":"Global Signal Processing Expo (GSPx)"},{"journal-title":"Fast Algorithms for Digital Signal Processing","year":"1985","author":"blahut","key":"ref15"},{"year":"2006","key":"ref16"},{"journal-title":"Complex Multiplier","year":"2005","key":"ref17"},{"year":"2006","key":"ref18"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2002.807765"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/PROC.1987.13876"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/HICSS.1998.649213"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1007\/s11265-005-5265-3"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/43.908427"},{"key":"ref7","first-page":"162","article-title":"Code Generation of Data Dominated DSP Applications for FPGA Targets","author":"lauwereins","year":"1998","journal-title":"Ninth IEEE International Workshop on Rapid System Prototyping (RSP'98)"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2004.1268870"},{"key":"ref1","article-title":"The Semantics of a Simple Language for Parallel Programming","author":"kahn","year":"1974","journal-title":"Proc of the IFIP Congress 74"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/IWRSP.1999.779048"}],"event":{"name":"2007 IEEE Workshop on Signal Processing Systems","start":{"date-parts":[[2007,10,17]]},"location":"Shanghai, China","end":{"date-parts":[[2007,10,19]]}},"container-title":["2007 IEEE Workshop on Signal Processing Systems"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/4387497\/4387498\/04387584.pdf?arnumber=4387584","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,3,16]],"date-time":"2017-03-16T15:54:18Z","timestamp":1489679658000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/4387584\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2007,10]]},"references-count":18,"URL":"https:\/\/doi.org\/10.1109\/sips.2007.4387584","relation":{},"ISSN":["1520-6130"],"issn-type":[{"type":"print","value":"1520-6130"}],"subject":[],"published":{"date-parts":[[2007,10]]}}}