{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,10,23]],"date-time":"2024-10-23T05:46:57Z","timestamp":1729662417095,"version":"3.28.0"},"reference-count":15,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2007,10]]},"DOI":"10.1109\/sips.2007.4387594","type":"proceedings-article","created":{"date-parts":[[2007,11,21]],"date-time":"2007-11-21T11:31:17Z","timestamp":1195644677000},"page":"475-480","source":"Crossref","is-referenced-by-count":1,"title":["Synthesis of DSP Architectures Using Libraries of Coarse-Grain Configurations"],"prefix":"10.1109","author":[{"given":"Perttu","family":"Salmela","sequence":"first","affiliation":[]},{"given":"Chung-Ching","family":"Shen","sequence":"additional","affiliation":[]},{"given":"Shuvra S.","family":"Bhattacharyya","sequence":"additional","affiliation":[]},{"given":"Jarmo","family":"Takala","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/PROC.1987.13876"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/ECTC.2001.927705"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/4235.585888"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/4235.797969"},{"key":"ref14","doi-asserted-by":"crossref","first-page":"494","DOI":"10.1007\/3-540-36970-8_35","article-title":"PISA — a platform and programming language independent interface for search algorithms","author":"bleuler","year":"2003","journal-title":"Evolutionary Multi-Criterion Optimization LNCS"},{"key":"ref15","first-page":"103","article-title":"SPEA 2: Improving the strength Pareto evolutionary algorithm","author":"zitzler","year":"2001","journal-title":"Computer Engineering and Networks Laboratory (TIK)"},{"key":"ref4","doi-asserted-by":"crossref","first-page":"19","DOI":"10.3233\/ICA-1998-5103","article-title":"Using transport triggered architectures for embedded processor design","volume":"5","author":"corporaal","year":"1998","journal-title":"Integrated Computer-Aided Engineering"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/43.959863"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/EH.2004.1310830"},{"key":"ref5","doi-asserted-by":"crossref","first-page":"212","DOI":"10.1007\/11512622_23","article-title":"Hardware cost estimation for application-specific processor design","volume":"3553","author":"pitk\u00e4nen","year":"2005","journal-title":"Embedded Comput Syst Architectures Modeling Simulation LNCS"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1145\/944691.944693"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1023\/A:1008899229802"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/GLSV.1994.289981"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/5.371964"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/2.963445"}],"event":{"name":"2007 IEEE Workshop on Signal Processing Systems","start":{"date-parts":[[2007,10,17]]},"location":"Shanghai, China","end":{"date-parts":[[2007,10,19]]}},"container-title":["2007 IEEE Workshop on Signal Processing Systems"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/4387497\/4387498\/04387594.pdf?arnumber=4387594","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2019,5,4]],"date-time":"2019-05-04T18:52:11Z","timestamp":1556995931000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/4387594\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2007,10]]},"references-count":15,"URL":"https:\/\/doi.org\/10.1109\/sips.2007.4387594","relation":{},"ISSN":["1520-6130"],"issn-type":[{"type":"print","value":"1520-6130"}],"subject":[],"published":{"date-parts":[[2007,10]]}}}