{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,10,23]],"date-time":"2024-10-23T05:57:41Z","timestamp":1729663061109,"version":"3.28.0"},"reference-count":7,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2007,10]]},"DOI":"10.1109\/sips.2007.4387599","type":"proceedings-article","created":{"date-parts":[[2007,11,21]],"date-time":"2007-11-21T11:31:17Z","timestamp":1195644677000},"page":"505-508","source":"Crossref","is-referenced-by-count":8,"title":["Optimal Data Mapping for Motion Compensation in H.264 Video Decoding"],"prefix":"10.1109","author":[{"given":"Guo-Shiuan","family":"Yu","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Tian Sheuan","family":"Chang","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/TCE.2003.1261239"},{"key":"ref3","doi-asserted-by":"crossref","first-page":"1160","DOI":"10.1109\/76.964782","article-title":"High-performance and low-power memory-interface architecture for video processing applications","volume":"11","author":"kim","year":"2001","journal-title":"IEEE Transaction on Circuits and Systems for Video Technology"},{"key":"ref6","first-page":"1621","article-title":"High Performance Synchronous DRAMs Controller in H.264 HDTV Decoder","volume":"3","author":"zhu","year":"2004","journal-title":"Proc Int Solid State and Integrated Circuit Technology Conf"},{"key":"ref5","first-page":"ii-145","article-title":"MPEG4 AVC\/H.264decoder with scalable bus architecture and dual memory controller","volume":"2","author":"kang","year":"2004","journal-title":"Proc International Symposium on Circuits and Systems"},{"key":"ref7","first-page":"309","article-title":"Design and verification for configurable memory controller - Memory interface socket soft IP","volume":"8","author":"lee","year":"2001","journal-title":"Journal of the Chinese Institute of Electrical Engineering"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/30.681964"},{"key":"ref1","doi-asserted-by":"crossref","first-page":"727","DOI":"10.1109\/76.780362","article-title":"Architecture and bus-arbitration schemes for MPEG-2 video decoder","volume":"9","author":"li","year":"1999","journal-title":"IEEE Transaction on Circuits and Systems for Video Technology"}],"event":{"name":"2007 IEEE Workshop on Signal Processing Systems","start":{"date-parts":[[2007,10,17]]},"location":"Shanghai, China","end":{"date-parts":[[2007,10,19]]}},"container-title":["2007 IEEE Workshop on Signal Processing Systems"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/4387497\/4387498\/04387599.pdf?arnumber=4387599","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,6,17]],"date-time":"2017-06-17T21:05:20Z","timestamp":1497733520000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/4387599\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2007,10]]},"references-count":7,"URL":"https:\/\/doi.org\/10.1109\/sips.2007.4387599","relation":{},"ISSN":["1520-6130"],"issn-type":[{"type":"print","value":"1520-6130"}],"subject":[],"published":{"date-parts":[[2007,10]]}}}