{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,10,30]],"date-time":"2024-10-30T14:02:15Z","timestamp":1730296935863,"version":"3.28.0"},"reference-count":11,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2008,10]]},"DOI":"10.1109\/sips.2008.4671742","type":"proceedings-article","created":{"date-parts":[[2008,11,25]],"date-time":"2008-11-25T20:59:20Z","timestamp":1227646760000},"page":"83-87","source":"Crossref","is-referenced-by-count":1,"title":["High-throughput dual-mode single\/double binary map processor design for wireless wan"],"prefix":"10.1109","author":[{"family":"Chun-Yu Chen","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Cheng-Hung","family":"Lin","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"An-Yeu","family":"Wu","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"year":"0","key":"3"},{"key":"2","doi-asserted-by":"publisher","DOI":"10.1049\/el:20001357"},{"key":"10","first-page":"1032","article-title":"a memory-reduced log-map kernel for turbo decoder","author":"tsai","year":"2005","journal-title":"Prof IEEE ISCAS"},{"key":"1","doi-asserted-by":"publisher","DOI":"10.1109\/ICC.1993.397441"},{"key":"7","first-page":"1718","article-title":"a 285-mhz pipelined map decoder in 0.18,um cmos","year":"2005","journal-title":"IEEE JSSC"},{"key":"6","first-page":"921","article-title":"area-efficient high-throughput map decoder architectures","volume":"13","author":"lee","year":"2005","journal-title":"IEEE TVLSI"},{"year":"0","key":"5"},{"key":"4","doi-asserted-by":"publisher","DOI":"10.1049\/el:19990059"},{"key":"9","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2003.816136"},{"key":"8","doi-asserted-by":"publisher","DOI":"10.1109\/SIPS.2000.886725"},{"key":"11","first-page":"79","article-title":"a 952ms\/s max-log map decoder chip using radix-44 acs architecture","author":"tang","year":"2006","journal-title":"Proc IEEE A-SSCC"}],"event":{"name":"2008 IEEE Workshop on Signal Processing Systems (SiPS)","start":{"date-parts":[[2008,10,8]]},"location":"Washington, DC, USA","end":{"date-parts":[[2008,10,10]]}},"container-title":["2008 IEEE Workshop on Signal Processing Systems"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/4667697\/4671720\/04671742.pdf?arnumber=4671742","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,3,17]],"date-time":"2017-03-17T17:08:34Z","timestamp":1489770514000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/4671742\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2008,10]]},"references-count":11,"URL":"https:\/\/doi.org\/10.1109\/sips.2008.4671742","relation":{},"subject":[],"published":{"date-parts":[[2008,10]]}}}