{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,6,19]],"date-time":"2026-06-19T16:39:56Z","timestamp":1781887196456,"version":"3.54.5"},"reference-count":11,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2008,10]]},"DOI":"10.1109\/sips.2008.4671744","type":"proceedings-article","created":{"date-parts":[[2008,11,25]],"date-time":"2008-11-25T15:59:20Z","timestamp":1227628760000},"page":"94-99","source":"Crossref","is-referenced-by-count":22,"title":["Error correction for multi-level NAND flash memory using Reed-Solomon codes"],"prefix":"10.1109","author":[{"family":"Bainan Chen","sequence":"first","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"family":"Xinmiao Zhang","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"family":"Zhongfeng Wang","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]}],"member":"263","reference":[{"key":"3","article-title":"on the use of strong bch codes for improving multilevel nand flash memory storage capacity","author":"sun","year":"2006","journal-title":"IEEE Workshop on Signal Processing Systems (SiPS)"},{"key":"2","article-title":"a 4gb 2b\/cell nam) flash memory with embedded 5b bch ecc for 36mb\/s system read throughput","author":"micheloni","year":"2006","journal-title":"IEEE Int Solid-State Circuits Conf"},{"key":"10","first-page":"1063","article-title":"ultra folded high-speed architectures for reed solomon decoders","author":"viswajith seth","year":"2006","journal-title":"VLSI Design'06"},{"key":"1","first-page":"1","article-title":"intel slrataflash memory technology overview","author":"atwood","year":"1997","journal-title":"Intel Technology Journal"},{"key":"7","author":"parhi","year":"1999","journal-title":"VLSI Digital Signal Processing Systems Design and Implementation"},{"key":"6","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2002.803931"},{"key":"5","year":"0"},{"key":"4","doi-asserted-by":"publisher","DOI":"10.1109\/SIPS.2006.352599"},{"key":"9","doi-asserted-by":"publisher","DOI":"10.1109\/92.953498"},{"key":"8","article-title":"small area parallel chien search architectures for long bch codes","volume":"12","author":"chen","year":"2004","journal-title":"IEEE Trans on VLSI"},{"key":"11","article-title":"efficient vlsi architecture for bit-parallel computations in galois field","author":"paar","year":"1994"}],"event":{"name":"2008 IEEE Workshop on Signal Processing Systems (SiPS)","location":"Washington, DC, USA","start":{"date-parts":[[2008,10,8]]},"end":{"date-parts":[[2008,10,10]]}},"container-title":["2008 IEEE Workshop on Signal Processing Systems"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/4667697\/4671720\/04671744.pdf?arnumber=4671744","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,3,17]],"date-time":"2017-03-17T13:08:36Z","timestamp":1489756116000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/4671744\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2008,10]]},"references-count":11,"URL":"https:\/\/doi.org\/10.1109\/sips.2008.4671744","relation":{},"subject":[],"published":{"date-parts":[[2008,10]]}}}