{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,10,23]],"date-time":"2024-10-23T04:54:46Z","timestamp":1729659286041,"version":"3.28.0"},"reference-count":11,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2008,10]]},"DOI":"10.1109\/sips.2008.4671752","type":"proceedings-article","created":{"date-parts":[[2008,11,25]],"date-time":"2008-11-25T15:59:20Z","timestamp":1227628760000},"page":"140-145","source":"Crossref","is-referenced-by-count":2,"title":["Minimal complexity low-latency architectures for Viterbi decoders"],"prefix":"10.1109","author":[{"given":"Renfei","family":"Liu","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Keshab K.","family":"Parhi","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"3","doi-asserted-by":"publisher","DOI":"10.1109\/26.31176"},{"journal-title":"VLSI Digital Signal Processing Systems Design and Implementation","year":"1999","author":"parhi","key":"2"},{"key":"10","doi-asserted-by":"crossref","first-page":"642","DOI":"10.1109\/TVLSI.2004.827600","article-title":"low-latency architectures for high-throughput rate viterbi decoders","volume":"12","author":"kong","year":"2004","journal-title":"IEEE Trans VLSI Sys"},{"year":"0","key":"1"},{"key":"7","doi-asserted-by":"publisher","DOI":"10.1109\/4.585246"},{"key":"6","doi-asserted-by":"publisher","DOI":"10.1109\/4.173118"},{"key":"5","doi-asserted-by":"publisher","DOI":"10.1109\/49.62830"},{"key":"4","doi-asserted-by":"publisher","DOI":"10.1109\/ICC.1989.49853"},{"key":"9","doi-asserted-by":"publisher","DOI":"10.1109\/ASAP.2000.862390"},{"key":"8","doi-asserted-by":"publisher","DOI":"10.1109\/4.173118"},{"key":"11","doi-asserted-by":"publisher","DOI":"10.1109\/TCSII.2008.2008061"}],"event":{"name":"2008 IEEE Workshop on Signal Processing Systems (SiPS)","start":{"date-parts":[[2008,10,8]]},"location":"Washington, DC, USA","end":{"date-parts":[[2008,10,10]]}},"container-title":["2008 IEEE Workshop on Signal Processing Systems"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/4667697\/4671720\/04671752.pdf?arnumber=4671752","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,6,18]],"date-time":"2017-06-18T10:00:26Z","timestamp":1497780026000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/4671752\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2008,10]]},"references-count":11,"URL":"https:\/\/doi.org\/10.1109\/sips.2008.4671752","relation":{},"subject":[],"published":{"date-parts":[[2008,10]]}}}