{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,7]],"date-time":"2024-09-07T03:38:01Z","timestamp":1725680281625},"reference-count":17,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2009,10]]},"DOI":"10.1109\/sips.2009.5336227","type":"proceedings-article","created":{"date-parts":[[2009,12,9]],"date-time":"2009-12-09T15:58:30Z","timestamp":1260374310000},"page":"069-074","source":"Crossref","is-referenced-by-count":9,"title":["Hardware reduction methodology for 2-dimensional kurtotic fastica based on algorithmic analysis and architectural symmetry"],"prefix":"10.1109","author":[{"given":"Amit","family":"Acharyya","sequence":"first","affiliation":[]},{"given":"Koushik","family":"Maharatna","sequence":"additional","affiliation":[]},{"given":"Bashir M.","family":"Al-Hashimi","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"doi-asserted-by":"publisher","key":"17","DOI":"10.1109\/81.542280"},{"key":"15","article-title":"Low Power Digital VLSI Design: Circuits and Systems","author":"bellaouar","year":"1995","journal-title":"Springer- Verlag"},{"doi-asserted-by":"publisher","key":"16","DOI":"10.1109\/TCSII.2009.2015386"},{"year":"0","key":"13"},{"year":"0","key":"14"},{"year":"0","key":"11"},{"key":"12","article-title":"Computer Arithmetic: Principles, Architecture and Design","author":"hwang","year":"1979","journal-title":"Wiley Publishing"},{"doi-asserted-by":"publisher","key":"3","DOI":"10.1109\/BSN.2006.51"},{"doi-asserted-by":"publisher","key":"2","DOI":"10.1109\/MPRV.2002.993145"},{"doi-asserted-by":"publisher","key":"1","DOI":"10.1109\/TIE.2006.885491"},{"doi-asserted-by":"publisher","key":"10","DOI":"10.1002\/0471741426"},{"doi-asserted-by":"publisher","key":"7","DOI":"10.2307\/2324008"},{"doi-asserted-by":"publisher","key":"6","DOI":"10.1109\/72.761722"},{"doi-asserted-by":"publisher","key":"5","DOI":"10.1109\/TNN.2007.915115"},{"doi-asserted-by":"publisher","key":"4","DOI":"10.1109\/TNN.2006.880980"},{"key":"9","first-page":"538","article-title":"A New Non-Restoring Square Root Algorithm and Its VLSI Implementation","author":"li","year":"1996","journal-title":"IEEE International Conference on Computer Design"},{"year":"0","key":"8"}],"event":{"name":"2009 IEEE Workshop on Signal Processing Systems (SiPS)","start":{"date-parts":[[2009,10,7]]},"location":"Tampere, Finland","end":{"date-parts":[[2009,10,9]]}},"container-title":["2009 IEEE Workshop on Signal Processing Systems"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/5319413\/5336222\/05336227.pdf?arnumber=5336227","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,3,18]],"date-time":"2017-03-18T19:00:57Z","timestamp":1489863657000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/5336227\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2009,10]]},"references-count":17,"URL":"https:\/\/doi.org\/10.1109\/sips.2009.5336227","relation":{},"subject":[],"published":{"date-parts":[[2009,10]]}}}