{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,9,29]],"date-time":"2025-09-29T12:05:44Z","timestamp":1759147544032},"reference-count":12,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2009,10]]},"DOI":"10.1109\/sips.2009.5336238","type":"proceedings-article","created":{"date-parts":[[2009,12,9]],"date-time":"2009-12-09T15:58:30Z","timestamp":1260374310000},"page":"133-138","source":"Crossref","is-referenced-by-count":24,"title":["System level DSP synthesis using voltage overscaling, unequal error protection & adaptive quality tuning"],"prefix":"10.1109","author":[{"given":"Georgios","family":"Karakonstantis","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Debabrata","family":"Mohapatra","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Kaushik","family":"Roy","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"3","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2007.364664"},{"key":"2","doi-asserted-by":"publisher","DOI":"10.1145\/775832.775920"},{"year":"0","key":"10"},{"journal-title":"Digital Integated Circuits","year":"2002","author":"rabaey","key":"1"},{"journal-title":"Image and Video Compression Standards Algorithms and Architectures","year":"1996","author":"bhaskaran","key":"7"},{"key":"6","doi-asserted-by":"publisher","DOI":"10.1109\/ICIP.1998.999000"},{"key":"5","doi-asserted-by":"publisher","DOI":"10.1109\/4.760381"},{"key":"4","article-title":"A High Throughput 2-Dimensional DCT\/IDCT Architecture for real-time image and video system","author":"chiang","year":"2001","journal-title":"IEEE-ICECS"},{"key":"9","doi-asserted-by":"publisher","DOI":"10.1109\/VLSIC.2004.1346576"},{"year":"0","key":"8"},{"key":"11","article-title":"New level converters and level converting logic circuits for multi-VDD low power design","author":"kulkarni","year":"2003","journal-title":"IEEE System-on-Chip"},{"key":"12","article-title":"VLSI Implementation of High-Performance Error Concealment Processor for TV Broadcasting","author":"hsia","year":"2007","journal-title":"IEEE Trans on CSVT"}],"event":{"name":"2009 IEEE Workshop on Signal Processing Systems (SiPS)","start":{"date-parts":[[2009,10,7]]},"location":"Tampere, Finland","end":{"date-parts":[[2009,10,9]]}},"container-title":["2009 IEEE Workshop on Signal Processing Systems"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/5319413\/5336222\/05336238.pdf?arnumber=5336238","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,3,18]],"date-time":"2017-03-18T19:09:44Z","timestamp":1489864184000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/5336238\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2009,10]]},"references-count":12,"URL":"https:\/\/doi.org\/10.1109\/sips.2009.5336238","relation":{},"subject":[],"published":{"date-parts":[[2009,10]]}}}