{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,5]],"date-time":"2024-09-05T14:40:18Z","timestamp":1725547218076},"reference-count":12,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2009,10]]},"DOI":"10.1109\/sips.2009.5336239","type":"proceedings-article","created":{"date-parts":[[2009,12,9]],"date-time":"2009-12-09T15:58:30Z","timestamp":1260374310000},"page":"139-144","source":"Crossref","is-referenced-by-count":0,"title":["Loop scheduling with memory access reduction under register constraints for DSP applications"],"prefix":"10.1109","author":[{"given":"Meng","family":"Wang","sequence":"first","affiliation":[]},{"given":"Duo","family":"Liu","sequence":"additional","affiliation":[]},{"given":"Yi","family":"Wang","sequence":"additional","affiliation":[]},{"given":"Zili","family":"Shao","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"3","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2005.844292"},{"key":"2","doi-asserted-by":"publisher","DOI":"10.1145\/1140389.1140399"},{"key":"10","article-title":"Dsp-stone: A dsp-oriented benchmarking methodology","author":"zivojnovic","year":"1994","journal-title":"Proceedings of the 1994 International Conference on Signal Processing Applications and Technology"},{"key":"1","doi-asserted-by":"publisher","DOI":"10.1007\/s11265-007-0114-1"},{"key":"7","doi-asserted-by":"publisher","DOI":"10.1145\/510857.510867"},{"key":"6","doi-asserted-by":"publisher","DOI":"10.1145\/1403375.1403667"},{"key":"5","doi-asserted-by":"publisher","DOI":"10.1145\/1331331.1331336"},{"key":"4","doi-asserted-by":"publisher","DOI":"10.1145\/1375527.1375579"},{"journal-title":"The Trimaran Compiler Research Infrastructure","year":"0","key":"9"},{"key":"8","doi-asserted-by":"publisher","DOI":"10.1145\/1328195.1328198"},{"key":"11","first-page":"3","article-title":"Mibench: A free, commercially representative embedded benchmark suite","author":"guthaus","year":"2001","journal-title":"Proceedings of the IEEE International Workshop on Workload Characterization"},{"article-title":"Loop scheduling with memory access reduction under register constra ints for dsp applications","year":"2009","author":"wang","key":"12"}],"event":{"name":"2009 IEEE Workshop on Signal Processing Systems (SiPS)","start":{"date-parts":[[2009,10,7]]},"location":"Tampere, Finland","end":{"date-parts":[[2009,10,9]]}},"container-title":["2009 IEEE Workshop on Signal Processing Systems"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/5319413\/5336222\/05336239.pdf?arnumber=5336239","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,3,18]],"date-time":"2017-03-18T19:19:27Z","timestamp":1489864767000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/5336239\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2009,10]]},"references-count":12,"URL":"https:\/\/doi.org\/10.1109\/sips.2009.5336239","relation":{},"subject":[],"published":{"date-parts":[[2009,10]]}}}