{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,6]],"date-time":"2024-09-06T13:50:48Z","timestamp":1725630648647},"reference-count":28,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2013,10]]},"DOI":"10.1109\/sips.2013.6674505","type":"proceedings-article","created":{"date-parts":[[2013,12,4]],"date-time":"2013-12-04T21:22:18Z","timestamp":1386192138000},"page":"201-206","source":"Crossref","is-referenced-by-count":4,"title":["A conflict-free memory mapping approach to design parallel hardware interleaver architectures with optimized network and controller"],"prefix":"10.1109","author":[{"given":"Aroua","family":"Briki","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Cyrille","family":"Chavet","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Philippe","family":"Coussy","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"doi-asserted-by":"publisher","key":"19","DOI":"10.1109\/ISCAS.2010.5537955"},{"doi-asserted-by":"publisher","key":"17","DOI":"10.1109\/ICC.1993.397441"},{"doi-asserted-by":"publisher","key":"18","DOI":"10.1049\/el:19961141"},{"key":"15","doi-asserted-by":"crossref","DOI":"10.1145\/1391469.1391582","article-title":"Binary de Bruijn onchip network for a flexible multiprocessor LDPC decoder","author":"moussa","year":"2008","journal-title":"45th Design Automation Conference"},{"doi-asserted-by":"publisher","key":"16","DOI":"10.1109\/ASAP.2011.6043259"},{"doi-asserted-by":"publisher","key":"13","DOI":"10.1109\/TIT.2004.833353"},{"doi-asserted-by":"publisher","key":"14","DOI":"10.1109\/DATE.2006.244126"},{"key":"11","article-title":"SOC-Network for Interleaving in wireless Communications","author":"when","year":"2004","journal-title":"MPSoC"},{"key":"12","article-title":"Implementation of a UMTS turbodecoder on dynamically reconfigurable platform","author":"la rosa","year":"2004","journal-title":"DATE"},{"doi-asserted-by":"publisher","key":"21","DOI":"10.1109\/TCAD.2010.2062751"},{"key":"20","article-title":"A Methodology for efficient space-time adapter design space exploration: A case study of an ultra wide band interleaver","author":"chavet","year":"2007","journal-title":"Proc of the IEEE Int Symp on Circuits and Systems (ISCAS)"},{"year":"0","journal-title":"WPAN High Rate Alternative","key":"22"},{"key":"23","article-title":"DAVINCI Non-Binary LDPC codes: Performance and complexity assessment","author":"gutierrez","year":"2010","journal-title":"Proc of Future Network & Mobile Summit"},{"key":"24","article-title":"Complexity comparison of non-binary LDPC decoders","author":"conde-canencia","year":"2009","journal-title":"Proc of ICT Mobile Summit"},{"year":"0","journal-title":"Technical Specification Group Radio Access Network Multiplexing and Channel Coding (FDD)","key":"25"},{"doi-asserted-by":"publisher","key":"26","DOI":"10.1109\/SiPS.2012.18"},{"year":"0","journal-title":"WiMAX-Worldwide Interoperability for Microwave Access","key":"27"},{"doi-asserted-by":"publisher","key":"28","DOI":"10.1109\/18.850663"},{"key":"3","doi-asserted-by":"crossref","DOI":"10.1007\/978-1-4020-8588-8_1","article-title":"User needs","author":"urard","year":"2008","journal-title":"High-Level Synthesis from Algorithm to Digital Circuit"},{"doi-asserted-by":"publisher","key":"2","DOI":"10.1049\/el:20020148"},{"year":"1965","author":"benes","journal-title":"Mathematical Theory of Connecting Network and Telephone Trafic","key":"10"},{"doi-asserted-by":"publisher","key":"1","DOI":"10.1109\/71.334907"},{"doi-asserted-by":"publisher","key":"7","DOI":"10.1109\/TCOMM.2005.858685"},{"doi-asserted-by":"publisher","key":"6","DOI":"10.1145\/2206781.2206819"},{"doi-asserted-by":"publisher","key":"5","DOI":"10.1109\/ICASSP.2010.5495535"},{"key":"4","article-title":"On multiple slice turbo codes","author":"gnaedig","year":"2003","journal-title":"2nd Int Symp Turbo Codes"},{"doi-asserted-by":"publisher","key":"9","DOI":"10.1049\/el:20020916"},{"key":"8","article-title":"Paralllel VLSI architectures and parallel interleaving design for low-latency MAP turbo turbo decoders","author":"dobkin","year":"0","journal-title":"Tech RepCCIT-TR436"}],"event":{"name":"2013 IEEE Workshop on Signal Processing Systems (SiPS)","start":{"date-parts":[[2013,10,16]]},"location":"Taipei City","end":{"date-parts":[[2013,10,18]]}},"container-title":["SiPS 2013 Proceedings"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/6670311\/6674470\/06674505.pdf?arnumber=6674505","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,3,18]],"date-time":"2022-03-18T18:28:31Z","timestamp":1647628111000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/6674505\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2013,10]]},"references-count":28,"URL":"https:\/\/doi.org\/10.1109\/sips.2013.6674505","relation":{},"subject":[],"published":{"date-parts":[[2013,10]]}}}