{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,5]],"date-time":"2024-09-05T04:52:37Z","timestamp":1725511957884},"reference-count":15,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2013,10]]},"DOI":"10.1109\/sips.2013.6674507","type":"proceedings-article","created":{"date-parts":[[2013,12,4]],"date-time":"2013-12-04T16:22:18Z","timestamp":1386174138000},"page":"213-218","source":"Crossref","is-referenced-by-count":1,"title":["Soft-core stream processor for sliding window applications"],"prefix":"10.1109","author":[{"given":"Peng","family":"Wang","sequence":"first","affiliation":[]},{"given":"John","family":"McAllister","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"15","article-title":"Advantages of the Virtex-5 FPGA 6-input LUT architecture","author":"percey","year":"2007","journal-title":"Xilinx Inc WP284"},{"journal-title":"Virtex-5 FPGA XtremeDSP Design Considerations User Guide","year":"2012","key":"13"},{"journal-title":"Computer Architecture A Quantitative Approach","year":"2011","author":"hennessy","key":"14"},{"key":"11","doi-asserted-by":"publisher","DOI":"10.1109\/FCCM.2012.55"},{"key":"12","doi-asserted-by":"publisher","DOI":"10.1007\/s11265-007-0143-9"},{"key":"3","doi-asserted-by":"publisher","DOI":"10.1109\/ICASSP.2013.6638158"},{"key":"2","doi-asserted-by":"publisher","DOI":"10.1109\/TSP.2012.2210951"},{"key":"1","doi-asserted-by":"publisher","DOI":"10.1145\/1534916.1534922"},{"key":"10","doi-asserted-by":"publisher","DOI":"10.1145\/1950413.1950420"},{"key":"7","doi-asserted-by":"publisher","DOI":"10.1109\/SAMOS.2012.6404167"},{"key":"6","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2011.2110592"},{"journal-title":"Vivado Design Suite User Guide","year":"2012","key":"5"},{"journal-title":"Synphony C Compiler Optimized Hardware from High-Level C\/C++","year":"2010","key":"4"},{"key":"9","doi-asserted-by":"publisher","DOI":"10.1109\/ISIE.2007.4374862"},{"key":"8","first-page":"525","article-title":"An FPGA-based SIMD processor with a vector memory unit","author":"cho","year":"2006","journal-title":"Proc IEEE Int Symp Circuits Syst (ISCAS)"}],"event":{"name":"2013 IEEE Workshop on Signal Processing Systems (SiPS)","start":{"date-parts":[[2013,10,16]]},"location":"Taipei City","end":{"date-parts":[[2013,10,18]]}},"container-title":["SiPS 2013 Proceedings"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/6670311\/6674470\/06674507.pdf?arnumber=6674507","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,3,22]],"date-time":"2017-03-22T19:19:09Z","timestamp":1490210349000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/6674507\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2013,10]]},"references-count":15,"URL":"https:\/\/doi.org\/10.1109\/sips.2013.6674507","relation":{},"subject":[],"published":{"date-parts":[[2013,10]]}}}