{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,8]],"date-time":"2024-09-08T05:25:07Z","timestamp":1725773107974},"reference-count":14,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2014,10]]},"DOI":"10.1109\/sips.2014.6986057","type":"proceedings-article","created":{"date-parts":[[2014,12,30]],"date-time":"2014-12-30T19:59:15Z","timestamp":1419969555000},"page":"1-6","source":"Crossref","is-referenced-by-count":11,"title":["IPPro: FPGA based image processing processor"],"prefix":"10.1109","author":[{"given":"Fahad Manzoor","family":"Siddiqui","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Matthew","family":"Russell","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Burak","family":"Bardak","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Roger","family":"Woods","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Karen","family":"Rafferty","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"13","doi-asserted-by":"publisher","DOI":"10.1109\/IDT.2008.4802512"},{"key":"14","doi-asserted-by":"publisher","DOI":"10.1109\/INDIN.2013.6622951"},{"key":"11","doi-asserted-by":"publisher","DOI":"10.4236\/jtts.2013.31001"},{"key":"12","first-page":"532","article-title":"Design of an automotive traffic sign recognition system targeting a multi-core SoC implementation","author":"muqller","year":"2010","journal-title":"Proc Int Conf Design Automation Test Eur (DATE)"},{"key":"3","doi-asserted-by":"publisher","DOI":"10.1145\/359327.359336"},{"key":"2","doi-asserted-by":"publisher","DOI":"10.1109\/ISVLSI.2010.84"},{"journal-title":"Image Recognition Market worth $25 65 Billion by 2018","year":"2013","key":"1"},{"journal-title":"User Guide","article-title":"Xilinx Virtex-6 FPGA DSP48E1 Slice","year":"2011","key":"10"},{"key":"7","doi-asserted-by":"publisher","DOI":"10.1109\/FPT.2010.5681463"},{"key":"6","doi-asserted-by":"publisher","DOI":"10.1109\/FPT.2013.6718358"},{"key":"5","doi-asserted-by":"publisher","DOI":"10.1109\/FCCM.2012.55"},{"key":"4","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2011.2160463"},{"journal-title":"From Dataflow Based Video Coding Tools to Dedicated Embedded Multicore Platforms","year":"2013","author":"yviquel","key":"9"},{"key":"8","doi-asserted-by":"publisher","DOI":"10.1109\/FPT.2012.6412128"}],"event":{"name":"2014 IEEE Workshop on Signal Processing Systems (SiPS)","start":{"date-parts":[[2014,10,20]]},"location":"Belfast, United Kingdom","end":{"date-parts":[[2014,10,22]]}},"container-title":["2014 IEEE Workshop on Signal Processing Systems (SiPS)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/6973465\/6986048\/06986057.pdf?arnumber=6986057","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,3,23]],"date-time":"2017-03-23T21:01:01Z","timestamp":1490302861000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/6986057\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2014,10]]},"references-count":14,"URL":"https:\/\/doi.org\/10.1109\/sips.2014.6986057","relation":{},"subject":[],"published":{"date-parts":[[2014,10]]}}}