{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,6]],"date-time":"2024-09-06T21:38:39Z","timestamp":1725658719392},"reference-count":17,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2014,10]]},"DOI":"10.1109\/sips.2014.6986076","type":"proceedings-article","created":{"date-parts":[[2014,12,31]],"date-time":"2014-12-31T00:59:15Z","timestamp":1419987555000},"page":"1-6","source":"Crossref","is-referenced-by-count":1,"title":["Low cost ECC schemes for improving the reliability of DRAM+PRAMMAIN memory systems"],"prefix":"10.1109","author":[{"given":"Manqing","family":"Mao","sequence":"first","affiliation":[]},{"given":"Chengen","family":"Yang","sequence":"additional","affiliation":[]},{"given":"Zihan","family":"Xu","sequence":"additional","affiliation":[]},{"given":"Yu","family":"Cao","sequence":"additional","affiliation":[]},{"given":"Chaitali","family":"Chakrabarti","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"journal-title":"Synopsys Design Compiler","year":"0","key":"17"},{"journal-title":"DaCapo benchmark suite","year":"0","key":"15"},{"journal-title":"45nm Open Cell Library","year":"2008","key":"16"},{"journal-title":"Matlab","year":"0","key":"13"},{"journal-title":"Standard Performance Evaluation Corporation","year":"0","key":"14"},{"key":"11","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2009.2015666"},{"key":"12","doi-asserted-by":"publisher","DOI":"10.1145\/2503210.2503257"},{"key":"3","doi-asserted-by":"publisher","DOI":"10.1145\/2024724.2024738"},{"key":"2","doi-asserted-by":"publisher","DOI":"10.1145\/1555754.1555760"},{"key":"1","doi-asserted-by":"publisher","DOI":"10.1109\/TMAG.2009.2024163"},{"journal-title":"Single-bit-errors A Memory Module Supplier's Perspective on Cause Impact and Detection","year":"0","author":"alchesky","key":"10"},{"key":"7","doi-asserted-by":"publisher","DOI":"10.1109\/ICCD.2012.6378626"},{"journal-title":"GEM5 Simulator","year":"0","key":"6"},{"key":"5","article-title":"CACTI 5.1 technical report","author":"thoziyoor","year":"2008","journal-title":"Technical Report HPL-2008-20"},{"key":"4","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2010.5456923"},{"key":"9","first-page":"1070","article-title":"Reliability impact of chalcogenidestructure relaxation in phase-change memory (PCM) cells-Part I: Experimental Study","author":"lavizzari","year":"2009","journal-title":"IEEE Transactions on Electron Devices"},{"key":"8","doi-asserted-by":"publisher","DOI":"10.1007\/s11265-013-0856-x"}],"event":{"name":"2014 IEEE Workshop on Signal Processing Systems (SiPS)","start":{"date-parts":[[2014,10,20]]},"location":"Belfast, United Kingdom","end":{"date-parts":[[2014,10,22]]}},"container-title":["2014 IEEE Workshop on Signal Processing Systems (SiPS)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/6973465\/6986048\/06986076.pdf?arnumber=6986076","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,3,24]],"date-time":"2017-03-24T00:55:34Z","timestamp":1490316934000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/6986076\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2014,10]]},"references-count":17,"URL":"https:\/\/doi.org\/10.1109\/sips.2014.6986076","relation":{},"subject":[],"published":{"date-parts":[[2014,10]]}}}