{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,4]],"date-time":"2024-09-04T18:01:25Z","timestamp":1725472885584},"reference-count":17,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2014,10]]},"DOI":"10.1109\/sips.2014.6986083","type":"proceedings-article","created":{"date-parts":[[2014,12,31]],"date-time":"2014-12-31T00:59:15Z","timestamp":1419987555000},"page":"1-6","source":"Crossref","is-referenced-by-count":7,"title":["Software polar decoder on an embedded processor"],"prefix":"10.1109","author":[{"given":"Bertrand","family":"Le Gal","sequence":"first","affiliation":[]},{"given":"Camille","family":"Leroux","sequence":"additional","affiliation":[]},{"given":"Christophe","family":"Jego","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"17","doi-asserted-by":"publisher","DOI":"10.5772\/8265"},{"journal-title":"Using OpenMP Portable Shared Memory Parallel Programming","year":"2008","author":"chapman","key":"15"},{"key":"16","doi-asserted-by":"publisher","DOI":"10.1109\/GlobalSIP.2013.6737142"},{"key":"13","doi-asserted-by":"publisher","DOI":"10.1109\/TSP.2014.2371781"},{"key":"14","doi-asserted-by":"publisher","DOI":"10.1109\/JSAC.2014.140514"},{"key":"11","doi-asserted-by":"crossref","DOI":"10.1109\/ISWCS.2011.6125398","article-title":"An FPGA implementation architecture for decoding of polar codes","author":"pamuk","year":"2011","journal-title":"Wireless Communication Systems (ISWCS) 2011 8th International Symposium on"},{"journal-title":"A Fast Software Polar Decoder","year":"2013","author":"giard","key":"12"},{"key":"3","doi-asserted-by":"publisher","DOI":"10.1109\/ISIT.2011.6033904"},{"key":"2","doi-asserted-by":"publisher","DOI":"10.1109\/ISIT.2009.5205860"},{"key":"1","doi-asserted-by":"publisher","DOI":"10.1109\/TIT.2009.2021379"},{"key":"10","doi-asserted-by":"publisher","DOI":"10.1109\/TSP.2013.2251339"},{"key":"7","doi-asserted-by":"publisher","DOI":"10.1007\/s11265-012-0685-3"},{"key":"6","doi-asserted-by":"publisher","DOI":"10.1109\/ICASSP.2011.5946819"},{"key":"5","doi-asserted-by":"publisher","DOI":"10.1109\/LCOMM.2011.101811.111480"},{"key":"4","doi-asserted-by":"publisher","DOI":"10.1109\/LCOMM.2012.090312.121501"},{"key":"9","article-title":"A successive cancellation decoder ASIC for a 1024-bit polar code in 180nm CMOS","author":"mishra","year":"2012","journal-title":"Asian Solid-State Circuits Conference"},{"key":"8","article-title":"A semi-parallel successive-cancellation decoder for polar codes","author":"leroux","year":"2012","journal-title":"Signal Processing IEEE Transactions on"}],"event":{"name":"2014 IEEE Workshop on Signal Processing Systems (SiPS)","start":{"date-parts":[[2014,10,20]]},"location":"Belfast","end":{"date-parts":[[2014,10,22]]}},"container-title":["2014 IEEE Workshop on Signal Processing Systems (SiPS)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/6973465\/6986048\/06986083.pdf?arnumber=6986083","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2020,10,23]],"date-time":"2020-10-23T19:55:46Z","timestamp":1603482946000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/6986083\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2014,10]]},"references-count":17,"URL":"https:\/\/doi.org\/10.1109\/sips.2014.6986083","relation":{},"subject":[],"published":{"date-parts":[[2014,10]]}}}