{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,10,30]],"date-time":"2024-10-30T13:53:19Z","timestamp":1730296399631,"version":"3.28.0"},"reference-count":12,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2018,10]]},"DOI":"10.1109\/sips.2018.8598394","type":"proceedings-article","created":{"date-parts":[[2019,1,3]],"date-time":"2019-01-03T18:10:16Z","timestamp":1546539016000},"page":"118-122","source":"Crossref","is-referenced-by-count":0,"title":["Memory-efficient Error Correction Scheme for Flash Memories using GPU"],"prefix":"10.1109","author":[{"given":"Arul K.","family":"Subbiah","sequence":"first","affiliation":[]},{"given":"Tokunbo","family":"Ogunfunmi","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref4","first-page":"1","article-title":"Implementation of accelerated BCH decoders on GPU","author":"qi","year":"0"},{"journal-title":"NVIDIA CUDA C Programming Guide Version 4 2","year":"2012","key":"ref3"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/ICCE.2016.7430612"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2005.850125"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/ICCE.2017.7889352"},{"key":"ref5","first-page":"76","article-title":"On decoding implementation of regular LDPC Code based on CUDA","volume":"4","author":"yu","year":"2010","journal-title":"Proc Computer Software and Applications"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/12.485570"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/ISCAS.2015.7169067"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/TCSII.2013.2281941"},{"journal-title":"VLSI Architectures for Modern Error-Correcting Codes","year":"2016","author":"zhang","key":"ref2"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/TCSII.2009.2024247"},{"journal-title":"Error Control Coding Fundamentals and Applications","year":"2004","author":"lin","key":"ref1"}],"event":{"name":"2018 IEEE International Workshop on Signal Processing Systems (SiPS)","start":{"date-parts":[[2018,10,21]]},"location":"Cape Town","end":{"date-parts":[[2018,10,24]]}},"container-title":["2018 IEEE International Workshop on Signal Processing Systems (SiPS)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/8584898\/8598284\/08598394.pdf?arnumber=8598394","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,1,25]],"date-time":"2022-01-25T19:42:44Z","timestamp":1643139764000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/8598394\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2018,10]]},"references-count":12,"URL":"https:\/\/doi.org\/10.1109\/sips.2018.8598394","relation":{},"subject":[],"published":{"date-parts":[[2018,10]]}}}