{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,4,3]],"date-time":"2026-04-03T15:08:00Z","timestamp":1775228880535,"version":"3.50.1"},"reference-count":30,"publisher":"IEEE","license":[{"start":{"date-parts":[[2019,10,1]],"date-time":"2019-10-01T00:00:00Z","timestamp":1569888000000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[2019,10,1]],"date-time":"2019-10-01T00:00:00Z","timestamp":1569888000000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2019,10,1]],"date-time":"2019-10-01T00:00:00Z","timestamp":1569888000000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2019,10]]},"DOI":"10.1109\/sips47522.2019.9020540","type":"proceedings-article","created":{"date-parts":[[2020,3,6]],"date-time":"2020-03-06T16:21:13Z","timestamp":1583511673000},"page":"121-126","source":"Crossref","is-referenced-by-count":23,"title":["A Hybrid GPU + FPGA System Design for Autonomous Driving Cars"],"prefix":"10.1109","author":[{"given":"Cong","family":"Hao","sequence":"first","affiliation":[]},{"given":"Atif","family":"Sarwari","sequence":"additional","affiliation":[]},{"given":"Zhijie","family":"Jin","sequence":"additional","affiliation":[]},{"given":"Husam","family":"Abu-Haimed","sequence":"additional","affiliation":[]},{"given":"Daryl","family":"Sew","sequence":"additional","affiliation":[]},{"given":"Yuhong","family":"Li","sequence":"additional","affiliation":[]},{"given":"Xinheng","family":"Liu","sequence":"additional","affiliation":[]},{"given":"Bryan","family":"Wu","sequence":"additional","affiliation":[]},{"given":"Dongdong","family":"Fu","sequence":"additional","affiliation":[]},{"given":"Junli","family":"Gu","sequence":"additional","affiliation":[]},{"given":"Deming","family":"Chen","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref30","article-title":"Pilot: A Platform-Based Behavioral Synthesis System","author":"chen","year":"2005","journal-title":"Proc SRC Techcon Conf"},{"key":"ref10","year":"0"},{"key":"ref11","year":"0"},{"key":"ref12","article-title":"Advanced driver assistance system using FPGA","author":"nithin","year":"2014","journal-title":"White Paper"},{"key":"ref13","article-title":"A survey of technical trend of ADAS and autonomous driving","author":"ryosuke","year":"2014","journal-title":"International Symposium on VLSI Design Automation and Test"},{"key":"ref14","year":"0"},{"key":"ref15","year":"0"},{"key":"ref16","article-title":"TDLA: An open-source deep learning accelerator for ternarized DNN models on embedded FPGA","author":"chen","year":"2019","journal-title":"Proceedings of IEEE Computer Society Annual Symposium on VLSI"},{"key":"ref17","article-title":"A Survey of FPGA-Based Neural Network Accelerator","author":"kaiyuan","year":"2017","journal-title":"arXiv preprint arXiv 1712 08934"},{"key":"ref18","article-title":"Accelerating binarized neural networks: Comparison of FPGA, CPU, GPU, and ASIC","author":"eriko","year":"2016","journal-title":"FPT"},{"key":"ref19","article-title":"Can FPGAs beat GPUs in accelerating next-generation deep neural networks?","author":"eriko","year":"2017","journal-title":"FPGA"},{"key":"ref28","year":"0"},{"key":"ref4","year":"0"},{"key":"ref27","year":"0"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1145\/3316781.3317829"},{"key":"ref6","year":"0"},{"key":"ref29","doi-asserted-by":"publisher","DOI":"10.1109\/SAAHPC.2011.22"},{"key":"ref5","year":"0"},{"key":"ref8","year":"0"},{"key":"ref7","year":"0"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/MC.2017.3001256"},{"key":"ref9","year":"0"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1016\/j.vlsi.2017.07.007"},{"key":"ref20","article-title":"TDA2X, a SoC optimized for advanced driver assistance systems","author":"jagadeesh","year":"2014","journal-title":"ICASSP"},{"key":"ref22","year":"0"},{"key":"ref21","year":"0"},{"key":"ref24","article-title":"SkyNet: A Champion Model for DAC-SDC on Low Power Object Detection","author":"xiaofan","year":"2019","journal-title":"arXiv preprint arXiv 1906 10026"},{"key":"ref23","year":"0"},{"key":"ref26","year":"0"},{"key":"ref25","article-title":"DNNbuilder: an automated tool for building high-performance DNN hardware accelerators for fpgas","author":"xiaofan","year":"2018","journal-title":"ICCAD"}],"event":{"name":"2019 IEEE International Workshop on Signal Processing Systems (SiPS)","location":"Nanjing, China","start":{"date-parts":[[2019,10,20]]},"end":{"date-parts":[[2019,10,23]]}},"container-title":["2019 IEEE International Workshop on Signal Processing Systems (SiPS)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/9006748\/9020312\/09020540.pdf?arnumber=9020540","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,7,18]],"date-time":"2022-07-18T14:46:00Z","timestamp":1658155560000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/9020540\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2019,10]]},"references-count":30,"URL":"https:\/\/doi.org\/10.1109\/sips47522.2019.9020540","relation":{},"subject":[],"published":{"date-parts":[[2019,10]]}}}