{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,6,28]],"date-time":"2025-06-28T06:45:04Z","timestamp":1751093104585,"version":"3.28.0"},"reference-count":14,"publisher":"IEEE","license":[{"start":{"date-parts":[[2020,10,1]],"date-time":"2020-10-01T00:00:00Z","timestamp":1601510400000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[2020,10,1]],"date-time":"2020-10-01T00:00:00Z","timestamp":1601510400000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2020,10,1]],"date-time":"2020-10-01T00:00:00Z","timestamp":1601510400000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2020,10]]},"DOI":"10.1109\/sips50750.2020.9195232","type":"proceedings-article","created":{"date-parts":[[2020,9,23]],"date-time":"2020-09-23T20:55:00Z","timestamp":1600894500000},"page":"1-6","source":"Crossref","is-referenced-by-count":2,"title":["Low-Complexity Architectures for Parallel Long BCH Encoders"],"prefix":"10.1109","author":[{"given":"Yok Jye","family":"Tang","sequence":"first","affiliation":[]},{"given":"Xinmiao","family":"Zhang","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"journal-title":"VLSI Digital Signal Processing Systems Design and Implementation","year":"1999","author":"parhi","key":"ref10"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2004.823655"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2005.850125"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/ACSSC.2009.5469943"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/TCSII.2006.882213"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/TSP.2011.2159495"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/EIT.2009.5189575"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2016.2608921"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/TCSII.2015.2456294"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/ISCAS.2019.8702081"},{"key":"ref7","doi-asserted-by":"crossref","first-page":"412","DOI":"10.1109\/TCSII.2018.2860934","article-title":"A low-power parallel architecture for linear feedback shift registers","volume":"66","author":"zhang","year":"2019","journal-title":"IEEE Trans Circuits Syst I Exp Briefs"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/GLOCOM.2001.965100"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/26.141415"},{"key":"ref9","article-title":"High-speed and low-complexity parallel long BCH encoder","author":"zhang","year":"2020","journal-title":"Proc IEEE Intl Symp Circuits and Syst"}],"event":{"name":"2020 IEEE Workshop on Signal Processing Systems (SiPS)","start":{"date-parts":[[2020,10,20]]},"location":"Coimbra, Portugal","end":{"date-parts":[[2020,10,22]]}},"container-title":["2020 IEEE Workshop on Signal Processing Systems (SiPS)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/9187068\/9195186\/09195232.pdf?arnumber=9195232","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2024,8,14]],"date-time":"2024-08-14T17:10:02Z","timestamp":1723655402000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/9195232\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2020,10]]},"references-count":14,"URL":"https:\/\/doi.org\/10.1109\/sips50750.2020.9195232","relation":{},"subject":[],"published":{"date-parts":[[2020,10]]}}}