{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,4,9]],"date-time":"2025-04-09T06:14:39Z","timestamp":1744179279369,"version":"3.37.3"},"reference-count":20,"publisher":"IEEE","license":[{"start":{"date-parts":[[2022,11,2]],"date-time":"2022-11-02T00:00:00Z","timestamp":1667347200000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2022,11,2]],"date-time":"2022-11-02T00:00:00Z","timestamp":1667347200000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"funder":[{"DOI":"10.13039\/100007225","name":"Ministry of Science and Technology","doi-asserted-by":"publisher","award":["111-2218-E-002-018 -MBK,110-2221-E-002 -184 -MY3"],"award-info":[{"award-number":["111-2218-E-002-018 -MBK,110-2221-E-002 -184 -MY3"]}],"id":[{"id":"10.13039\/100007225","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2022,11,2]]},"DOI":"10.1109\/sips55645.2022.9919207","type":"proceedings-article","created":{"date-parts":[[2022,11,3]],"date-time":"2022-11-03T22:55:20Z","timestamp":1667516120000},"page":"1-6","source":"Crossref","is-referenced-by-count":4,"title":["Learnable Mixed-precision and Dimension Reduction Co-design for Low-storage Activation"],"prefix":"10.1109","author":[{"given":"Yu-Shan","family":"Tai","sequence":"first","affiliation":[{"name":"Graduate Institute of Electrical Engineering, National Taiwan University,Taipei,Taiwan"}]},{"given":"Cheng-Yang","family":"Chang","sequence":"additional","affiliation":[{"name":"Graduate Institute of Electrical Engineering, National Taiwan University,Taipei,Taiwan"}]},{"given":"Chieh-Fang","family":"Teng","sequence":"additional","affiliation":[{"name":"Graduate Institute of Electrical Engineering, National Taiwan University,Taipei,Taiwan"}]},{"given":"An-Yeu Andy","family":"Wu","sequence":"additional","affiliation":[{"name":"Graduate Institute of Electrical Engineering, National Taiwan University,Taipei,Taiwan"}]}],"member":"263","reference":[{"doi-asserted-by":"publisher","key":"ref1","DOI":"10.5244\/C.29.41"},{"doi-asserted-by":"publisher","key":"ref2","DOI":"10.1145\/3065386"},{"doi-asserted-by":"publisher","key":"ref3","DOI":"10.1109\/42.476112"},{"doi-asserted-by":"publisher","key":"ref4","DOI":"10.1109\/ACSSC.2017.8335698"},{"doi-asserted-by":"publisher","key":"ref5","DOI":"10.1109\/JPROC.2017.2761740"},{"key":"ref6","article-title":"Dorefa-net: Training low bitwidth convolutional neural networks with low bitwidth gradients","author":"Zhou","year":"2016","journal-title":"CoRR"},{"doi-asserted-by":"publisher","key":"ref7","DOI":"10.1109\/ICCV.2019.00495"},{"key":"ref8","article-title":"Binarized neural networks","author":"Hubara","year":"2016","journal-title":"Neural Information Processing Systems (NeurIPS)"},{"doi-asserted-by":"publisher","key":"ref9","DOI":"10.1109\/CVPR.2018.00826"},{"key":"ref10","article-title":"Structured binary neural networks for image recognition","author":"Zhuang","year":"2019","journal-title":"arXiv preprint"},{"doi-asserted-by":"publisher","key":"ref11","DOI":"10.1109\/IJCNN48605.2020.9206968"},{"doi-asserted-by":"publisher","key":"ref12","DOI":"10.1109\/DAC18072.2020.9218522"},{"doi-asserted-by":"publisher","key":"ref13","DOI":"10.1109\/CVPR.2015.7298809"},{"doi-asserted-by":"publisher","key":"ref14","DOI":"10.1109\/ICASSP43922.2022.9746451"},{"doi-asserted-by":"publisher","key":"ref15","DOI":"10.1109\/CVPR42600.2020.00215"},{"doi-asserted-by":"publisher","key":"ref16","DOI":"10.1109\/CVPR.2019.00881"},{"key":"ref17","article-title":"Releq: A reinforcement learning approach for deep quantization of neural networks","author":"Elthakeb","year":"2018","journal-title":"CoRR"},{"doi-asserted-by":"publisher","key":"ref18","DOI":"10.1109\/CVPR42600.2020.00242"},{"doi-asserted-by":"publisher","key":"ref19","DOI":"10.1609\/aaai.v35i12.17269"},{"doi-asserted-by":"publisher","key":"ref20","DOI":"10.1007\/s11263-015-0816-y"}],"event":{"name":"2022 IEEE Workshop on Signal Processing Systems (SiPS)","start":{"date-parts":[[2022,11,2]]},"location":"Rennes, France","end":{"date-parts":[[2022,11,4]]}},"container-title":["2022 IEEE Workshop on Signal Processing Systems (SiPS)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/9919234\/9919202\/09919207.pdf?arnumber=9919207","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2024,1,24]],"date-time":"2024-01-24T03:59:28Z","timestamp":1706068768000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/9919207\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2022,11,2]]},"references-count":20,"URL":"https:\/\/doi.org\/10.1109\/sips55645.2022.9919207","relation":{},"subject":[],"published":{"date-parts":[[2022,11,2]]}}}