{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,10,21]],"date-time":"2025-10-21T15:44:24Z","timestamp":1761061464273,"version":"3.37.3"},"reference-count":25,"publisher":"IEEE","license":[{"start":{"date-parts":[[2021,6,9]],"date-time":"2021-06-09T00:00:00Z","timestamp":1623196800000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[2021,6,9]],"date-time":"2021-06-09T00:00:00Z","timestamp":1623196800000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2021,6,9]],"date-time":"2021-06-09T00:00:00Z","timestamp":1623196800000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"funder":[{"DOI":"10.13039\/501100004410","name":"The Scientific and Technological Research Council of Turkey (TUBITAK)","doi-asserted-by":"publisher","id":[{"id":"10.13039\/501100004410","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2021,6,9]]},"DOI":"10.1109\/siu53274.2021.9477823","type":"proceedings-article","created":{"date-parts":[[2021,8,10]],"date-time":"2021-08-10T22:16:27Z","timestamp":1628633787000},"page":"1-4","source":"Crossref","is-referenced-by-count":10,"title":["An Energy-Efficient FPGA-based Convolutional Neural Network Implementation"],"prefix":"10.1109","author":[{"given":"Hasan","family":"Irmak","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Nikolaos","family":"Alachiotis","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Daniel","family":"Ziener","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref10","doi-asserted-by":"crossref","first-page":"1897","DOI":"10.3390\/app10051897","article-title":"The influence of the activation function in a convolution neural network model of facial expression recognition","volume":"10","author":"wang","year":"2020","journal-title":"Applied Sciences"},{"key":"ref11","first-page":"1204","article-title":"Binarized neural network based on fpga to realize handwritten digit recognition","volume":"1","author":"wang","year":"0","journal-title":"2020 IEEE International Conference on Information Technology Big Data and Artificial Intelligence (ICIBA)"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/FPT.2018.00039"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.3390\/electronics8060661"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1145\/3079758"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/FPL.2019.00030"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/CIRSYSSIM.2019.8935599"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.18359\/rcin.4194"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/ACCESS.2020.3000009"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1109\/ICCSNT.2015.7490869"},{"journal-title":"Comparing hardware for artificial intelligence Fpgas vs gpus vs asics","year":"0","key":"ref4"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/ACCESS.2018.2890150"},{"journal-title":"Introduction to TensorFlow","year":"0","key":"ref6"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/5.726791"},{"journal-title":"Very Deep Convolutional Networks for Large-scale Image Recognition","year":"2014","author":"simonyan","key":"ref8"},{"key":"ref7","first-page":"1097","article-title":"Imagenet classification with deep convolutional neural networks","volume":"25","author":"krizhevsky","year":"2012","journal-title":"Advances in neural information processing systems"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/ICBDA49040.2020.9101205"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/CVPR.2016.90"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/BigComp48618.2020.00-23"},{"key":"ref20","first-page":"1","article-title":"Reducing system power and cost with artix-7 fpgas","volume":"7","author":"mohsen","year":"2012","journal-title":"Xilinx Artix"},{"journal-title":"Nexys 4 ddr reference manual","year":"0","key":"ref22"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1109\/MSP.2012.2211477"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1109\/ICEIC49074.2020.9050993"},{"journal-title":"7 Series FPGAs Packaging and Pinout","year":"2011","author":"specification","key":"ref23"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.1109\/ICCCBDA49378.2020.9095722"}],"event":{"name":"2021 29th Signal Processing and Communications Applications Conference (SIU)","start":{"date-parts":[[2021,6,9]]},"location":"Istanbul, Turkey","end":{"date-parts":[[2021,6,11]]}},"container-title":["2021 29th Signal Processing and Communications Applications Conference (SIU)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/9477764\/9477696\/09477823.pdf?arnumber=9477823","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,5,10]],"date-time":"2022-05-10T15:48:12Z","timestamp":1652197692000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/9477823\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2021,6,9]]},"references-count":25,"URL":"https:\/\/doi.org\/10.1109\/siu53274.2021.9477823","relation":{},"subject":[],"published":{"date-parts":[[2021,6,9]]}}}